DUAL POWER DISTRIBUTION SWITCHES WITH 4.5-V to 18-V INPUT VOLTAGE,
4-A OUTPUT CURRENT SYNCHRONOUS BUCK REGULATOR

Check for Samples: TPS65282

FEATURES

INTEGRATED POWER DISTRIBUTION SWITCH
- Operating Input Voltage Range: 2.5 V to 6.5 V
- Integrated Back-to-Back Power MOSFETs With 100-mΩ On-Resistance
- Adjustable Current Limit: 75 mA - 2.7 A (typical)
- ±6% Current-Limit Accuracy at 1.7 A (typical)
- Latch-Off Over Current Protection Versions
- Reverse Input-Output Voltage Protection
- Built-In Soft-Start
- 4-kV HBM and 200-V MM ESD Protection at Power Switch Output Pins

INTEGRATED BUCK DC/DC CONVERTER
- Wide Input Voltage Range: 4.5 V to 18 V
- Maximum Continuous 4-A Output Current
- Feedback Reference Voltage: 0.8 V ±1 %

- Adjustable 300-kHz to 1.4-MHz Switching Frequency
- Pulse Skipping Mode at Light Load Efficiency
- Adjustable Soft-Start and Tracking With Built-In 1.2-ms Internal Soft-Start Time
- Cycle-by-Cycle Current Limit
- Output Over-Voltage Protection
- Power Good Indicator
- Latch-Off Over Current Protection Versions
- Over Temperature Protection
- 24-Lead QFN (RGE) 4-mm x 4-mm Package

APPLICATIONS
- USB Ports and Hubs
- Digital TV
- Set-Top Boxes
- VOIP Phones
- Tablet PC

DESCRIPTION

The TPS65282 incorporates dual N-channel MOSFET power switches for USB power distribution systems that require dual power switches in a single package. It also integrates a buck monolithic converter. The device is intended to provide a total USB power distribution solution for digital TV, set-top boxes, tablet PC and VOIP phones etc applications, where precision current limiting is required or heavy capacitive loads or short circuits are encountered.

Dual 100-mΩ independent power distribution switch limits the output current to a programmable current limit threshold between typical 75 mA and 2.7 A by using an external resistor. The current limit accuracy can be achieved as tight as ±6% at higher current limit setting. TPS65282 device limits output current to a safe level by using a constant current mode when output load exceeds the current limit threshold. After deglitching time, TPS65282 provides circuit breaker functionality by latching off the power switch during over-current or reverse-voltage situations. Two back-to-back power MOSFETs prevents the current injects from output to input in shutdown. An internal reverse-voltage comparator disables the power switch when the output voltage is driven higher than the input to protect the circuits on the input side of the switch in normal operation. The nFAULT1/2 output asserts low during over-current and reverse-voltage conditions.

The buck DC/DC converter integrates power MOSFETs for optimized power efficiency and reduced external component. A wide 4.5-V to 18-V input supply range to buck encompasses most intermediate bus voltages operating off 5-V, 9-V, 12-V or 15-V power bus. Peak current mode control simplifies the compensation and fast transient response. Equipped with enable and soft-start pin, the DC/DC can be precisely sequenced and ramp up in order to align with other rails in the system. Cycle-by-cycle over-current protection and operating in hiccup mode limit MOSFET power dissipation during buck output short circuit or over loading fault conditions. The switching frequency of the converter can be programmed from 300 kHz to 1.4 MHz with an external resistor at ROSC pin. With ROSC pin connecting to V7V pin, floating, or grounding, a default fixed switching frequency can be selected. The buck also features a pulse skipping mode (PSM), which allows a power loss reduction on the input power supplied to the system to achieve high efficiency at light loading.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop operating when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

The TPS65282 is available in a 24-lead thermally enhanced QFN (RGE) 4-mm X 4-mm thin package.

<table>
<thead>
<tr>
<th>$T_A$</th>
<th>PACKAGE</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>–40°C to 125°C</td>
<td>24-Pin QFN (RGE)</td>
<td>TPS65282REGR</td>
<td>TPS65282</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**TYPICAL APPLICATION**

![Diagram of 12-V Power Bus](image1)

![Diagram of 5-V Power Bus](image2)

**Figure 1.** 12-V Power Bus

**Figure 2.** 5-V Power Bus
There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.
TERMINAL FUNCTIONS

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>1</td>
<td>Enable for buck converter. Logic high enables buck converter and bias supply to power switches. Forcing the pin below 0.4 V shuts down the entire device, reducing the quiescent current to approximately 7 µA. There is a 1.25-MΩ pull-up resistor connecting this pin to internal 5-V power rail. Not recommend floating this pin. The device can be automatically started up with connecting EN pin to VIN though a 10-kΩ resistor or connecting a capacitor to program the delay of enabling the device.</td>
</tr>
<tr>
<td>COMP</td>
<td>2</td>
<td>Error amplifier output and Loop compensation pin for buck. Connect a series resistor and capacitor to compensate the control loop of buck converter with peak current PWM mode.</td>
</tr>
<tr>
<td>SS</td>
<td>3</td>
<td>Soft-Start and tracking input for buck converter. An internal 5-µA pull-up current source is connected to this pin. An external soft-start can be programmed by connecting a capacitor between this pin and ground. Leave the pin floating to have a default 1-ms of soft-start time. This pin allows the start-up of buck output to track an external voltage using an external resistor divider at this pin.</td>
</tr>
<tr>
<td>ROSC</td>
<td>4</td>
<td>Oscillator clock frequency control pin. Connect the pin to ground for a fixed 300-kHz switching frequency. Connect the pin to V7V or float the pin for a fixed 600-kHz switching frequency. Other switch frequencies between 300 kHz and 1.4 MHz can be programmed using a resistor connected from this pin to ground. An internal 11-µA pull-up current develops a voltage to be used in oscillator. Directly adjusting the ROSC pin voltage can linearly adjust switching frequency.</td>
</tr>
<tr>
<td>EN_SW2</td>
<td>5</td>
<td>Enable power switch 2. Logic high turns on power switch. Forcing the pin below 0.4 V shuts down power switch. Not recommend floating this pin, though there is a 1.25-MΩ pull-up resistor connecting this pin.</td>
</tr>
<tr>
<td>EN_SW1</td>
<td>6</td>
<td>Enable power switch 1. Logic high turns on power switch. Forcing the pin below 0.4 V shuts down power switch. Not recommend floating this pin, though there is a 1.25-MΩ pull-up resistor connecting this pin.</td>
</tr>
<tr>
<td>nFAULT2</td>
<td>7</td>
<td>Active low open drain output, asserted during over-current or reverse-voltage condition of power switch 2.</td>
</tr>
<tr>
<td>nFAULT1</td>
<td>8</td>
<td>Active low open drain output, asserted during over-current or reverse-voltage condition of power switch 1.</td>
</tr>
<tr>
<td>SW_OUT2</td>
<td>9</td>
<td>Power switch 2 output.</td>
</tr>
<tr>
<td>RLIM</td>
<td>10</td>
<td>Power switch current limit control pin. An external resistor used to set current limit threshold of power switch. Recommended 9.1 kΩ ≤ RLIM ≤ 232 kΩ.</td>
</tr>
<tr>
<td>AGND</td>
<td>11</td>
<td>Analog ground common to buck controller and power switch controller.</td>
</tr>
<tr>
<td>SW_OUT1</td>
<td>12</td>
<td>Power switch 1 output.</td>
</tr>
<tr>
<td>SW_IN</td>
<td>13,14</td>
<td>Power switch input voltage. Connect to buck output, or other power supply input.</td>
</tr>
<tr>
<td>FB</td>
<td>15</td>
<td>Feedback sensing pin for buck output voltage. Connect this pin to the resistor divider of buck output. The feedback reference voltage is 0.8 V ±1%.</td>
</tr>
<tr>
<td>LX</td>
<td>16,17</td>
<td>Switching node connection to the inductor and bootstrap capacitor for buck converter. This pin voltage swings from a diode voltage below the ground up to VIN voltage.</td>
</tr>
<tr>
<td>BST</td>
<td>18</td>
<td>Bootstrapped supply to the high side floating gate driver in buck converter. Connect a capacitor (recommend 47 nF) from this pin to LX.</td>
</tr>
<tr>
<td>PGND</td>
<td>19,20</td>
<td>Power ground connection. Connect this pin as close as practical to the (-) terminal of input ceramic capacitor.</td>
</tr>
<tr>
<td>VIN</td>
<td>21,22</td>
<td>Input power supply for buck. Connect this pin as close as practical to the (+) terminal of an input ceramic capacitor (suggest 10 µF).</td>
</tr>
<tr>
<td>PGOOD</td>
<td>23</td>
<td>Power good. This pin is active high, Open drain output that indicates if the regulator output voltage is within regulation.</td>
</tr>
<tr>
<td>V7V</td>
<td>24</td>
<td>Internal low-drop linear regulator (LDO) output. The internal driver and control circuits are powered from this voltage. Decouple this pin to power ground with a minimum 1-µF ceramic capacitor. The output voltage level of LDO is regulated to typical 6.3 V for optimal conduction on-resistances of internal power MOSFETs. In PCB design, the power ground and analog ground should have one-point common connection at the (-) terminal of V7V bypass capacitor.</td>
</tr>
<tr>
<td>Power PAD</td>
<td></td>
<td>Exposed pad beneath the IC. Connect to the ground. Always solder power pad to the board, and have as many thermal vias as possible on the PCB to enhance power dissipation. There is no ground or any other electric signal downbonded to the pad inside the IC package.</td>
</tr>
</tbody>
</table>
ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>–0.3</td>
<td>4.5</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>Lx (Maximum withstand voltage transient &lt; 20ns)</td>
<td>–1.0</td>
<td>18</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>BST referenced to LX pin</td>
<td>–0.3</td>
<td>7</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>SW_IN, SW_OUT1, SW_OUT2</td>
<td>–0.3</td>
<td>7</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>EN, EN_SW1, EN_SW2, nFAULT1, nFAULT2, V7V, ROSC, PGOOD, RLIM</td>
<td>–0.3</td>
<td>7</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>SS, COMP</td>
<td>–0.3</td>
<td>3.6</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>AGND, PGND</td>
<td>–0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>V</td>
</tr>
<tr>
<td>$T_J$</td>
<td>–40</td>
<td>125</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>$T_{STG}$</td>
<td>–55</td>
<td>150</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>4.5</td>
<td>18</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>$T_A$</td>
<td>–40</td>
<td>125</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

ELECTROSTATIC DISCHARGE (ESD) PROTECTION(1)

<table>
<thead>
<tr>
<th>Description</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human body model (HBM)</td>
<td>2000</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Charge device model (CDM)</td>
<td>500</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

(1) SW_OUT1/2 pins’ human body model (HBM) ESD protection rating 4 kV, and machine model (MM) rating 200V.

THERMAL INFORMATION

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>TPS65282</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\theta_{JA}$</td>
<td>38.1</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\theta_{JCltop}$</td>
<td>45.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\theta_{JB}$</td>
<td>16.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\psi_{JT}$</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td>$\psi_{JB}$</td>
<td>16.9</td>
<td></td>
</tr>
<tr>
<td>$\theta_{JClbot}$</td>
<td>6.2</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC–standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC–standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, $\psi_{JT}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, $\psi_{JB}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
### ELECTRICAL CHARACTERISTICS

$T_J = 25^\circ C$, $V_{IN} = 12$ V, $f_{SW} = 600$ kHz, $R_{nfault} = 100$ kΩ (unless otherwise noted)

#### INPUT SUPPLY

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN}$</td>
<td>Input voltage range</td>
<td>4.5</td>
<td>18</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$I_{DDSDN}$</td>
<td>Shutdown supply current</td>
<td>EN = EN_SW1 = EN_SW2 = low</td>
<td>7</td>
<td>20</td>
<td>µA</td>
</tr>
<tr>
<td>$I_{DDQ}_{NW}$</td>
<td>Switching quiescent current with no load at DCDC output</td>
<td>EN = high, EN_SWx = low With Buck switching</td>
<td>0.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>UVLO</td>
<td>$V_{IN}$ under voltage lockout</td>
<td>Rising $V_{IN}$</td>
<td>4</td>
<td>4.25</td>
<td>4.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Falling $V_{IN}$</td>
<td>3.75</td>
<td>4</td>
<td>4.25</td>
</tr>
<tr>
<td>$V_{7V}$</td>
<td>Internal biasing supply</td>
<td>$V_{7V}$ load current = 0 A, $V_{IN} = 12$ V</td>
<td>6.15</td>
<td>6.3</td>
<td>6.45</td>
</tr>
</tbody>
</table>

#### OSCILLATOR

| $f_{SW}_{BK}$ | Switching frequency range | Set by external resistor ROSC | 300 | 1400 | kHz |
| $f_{SW}$ | Programmable frequency | ROSC = 51 kΩ | 560 |
|             |                       | ROSC = 130 kΩ | 1400 |
|             |                       | ROSC floating or connected to V7V | 510 | 600 | 690 |
|             |                       | ROSC connected to ground | 225 | 300 | 345 |

#### BUCK CONVERTER

| $V_{FB}$ | Feedback voltage | $V_{COMP} = 1.2$ V, $T_J = 25^\circ C$ | 0.792 | 0.8 | 0.808 | V |
|          |                  | $V_{COMP} = 1.2$ V, $T_J = -40^\circ C$ to 125°C | 0.784 | 0.8 | 0.816 |
| $V_{LINEREG}$ | Line regulation - DC | $I_{OUT} = 2$ A | 0.5 | %/V |
| $V_{LOADREG}$ | Load regulation - DC | $I_{OUT} = 10\% \cdot 90\% I_{OUT}_{max}$ | 0.5 | %/A |
| $G_{m,EA}$ | Error amplifier trans-conductance | $-2 \mu A < I_{COMP} < 2 \mu A$ | 600 | µs |
| $G_{m,src}$ | COMP voltage to inductor current $G_{m}$ | $I_X = 0.5$ A | 36 | A/V |
| $V_{ENH}$ | EN high level input voltage | 2 | 1.24 | V |
| $V_{ENL}$ | EN low level input voltage | 0.98 | 0.4 | V |
| $I_{SS}$ | Soft-start charging current | 5 | µA |
| $I_{SS}_{INT}$ | Internal soft-start time | SS pin floats | 1.2 | ms |
| $I_{lim}$ | Buck peak inductor current limit | 5.2 | A |
| $R_{minting,HS}$ | On resistance of high side FET in buck | $V_{7V} = 6.2.5$ V including banding wire | 100 | mΩ |
| $R_{min ting,LS}$ | On resistance of low side FET in buck | $V_{IN} = 12$ V including banding wire | 60 | mΩ |

#### POWER GOOD RESET GENERATOR

| $V_{UVBuck}$ | Threshold voltage for buck under voltage | Output falling | 91.6 | % |
|              |                                          | Output rising (PG will be asserted) | 94.4 |
| $V_{OV Buck}$ | Threshold voltage for buck over voltage | Output rising (high side FET will be forced off) | 105.4 | % |
| $T_{DL}$ | PGOOD H-L delay time | Output falling (high side FET will be allowed to switch) | 104.2 |
| $T_{DH}$ | PGOOD L-H delay time | Change FB from 0.8 V to 1 V, Measure the delay from FB = 1 V to PGOOD low | 100 | µs |
| $V_{PGOOD}$ | PGOOD pin output low voltage | Change FB from 1 V to 0.8 V, Measure the delay from FB = 0.8 V to PGOOD high | 130 | µs |

#### POWER DISTRIBUTION SWITCH

| $V_{SW_{IN}}$ | Power switch input voltage range | $V_{SW_{IN}}$ rising | 2.5 | 6 | V |
| $V_{UVLO,SW}$ | Input under-voltage lock out | $V_{SW_{IN}}$ falling | 2.15 | 2.25 | 2.35 | V |
| $V_{Hysteresis}$ | | Hysteresis | 100 | mV |

(1) Specified by design.
## ELECTRICAL CHARACTERISTICS (continued)

$T_J = 25\, ^\circ\mathrm{C}$, $V_{IN} = 12\, \mathrm{V}$, $f_{SW} = 600\, \mathrm{kHz}$, $R_{\text{NFault}} = 100\, \mathrm{k\Omega}$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\text{DS(on, SW)}}$</td>
<td>Power switch NDMOS on-resistance, $V_{SW,IN} = 5, \mathrm{V}$, $I_{SW,OUT} = 0.5, \mathrm{A}$, $T_J = 25, ^\circ\mathrm{C}$, including bond wire resistance</td>
<td>100</td>
<td>mΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\tau_{\text{on}}$</td>
<td>Turn-on delay time from EN_SW turns high, $V_{SW,IN} = 5, \mathrm{V}$, $I_{SW,OUT} = 0.5, \mathrm{A}$, $T_J = 25, ^\circ\mathrm{C}$, includes bond wire resistance</td>
<td>0.66</td>
<td>1.5 ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\tau_{\text{off}}$</td>
<td>Turn-off delay time from EN_SW turns low, $V_{SW,IN} = 5, \mathrm{V}$, $C_L = 1, \mu\mathrm{F}$, $R_L = 100, \Omega$ (see Figure 3)</td>
<td>1.6</td>
<td>2 ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_r$</td>
<td>Output rise time, $V_{SW,IN} = 5, \mathrm{V}$</td>
<td>1.1</td>
<td>1.5 ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_f$</td>
<td>Output fall time, $V_{SW,IN} = 5, \mathrm{V}$</td>
<td>1.2</td>
<td>1.5 ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{OS}}$</td>
<td>Current limit threshold (maximum DC current delivered to load) and short circuit current, SW_OUT connect to ground, $R_L = 100, \Omega$</td>
<td>1.57</td>
<td>1.68 A</td>
<td>1.79</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{DEGLITCH(OCP)}}$</td>
<td>Switch over current fault deglitch, Fault assertion or de-assertion due to over-current condition</td>
<td>7</td>
<td>10 ms</td>
<td>13 ms</td>
<td>ms</td>
</tr>
<tr>
<td>$V_{\text{L_FAULTx}}$</td>
<td>nFAULTx pin output low voltage, $I_{\text{FAULTx}} = 1, \mathrm{mA}$</td>
<td>150</td>
<td>300 mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{EN_SWH}}$</td>
<td>EN_SW high level input voltage, $V_{\text{EN_SW}}$ high level input voltage</td>
<td>2</td>
<td>1.29 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{EN_SWL}}$</td>
<td>EN_SW high level input voltage, $V_{\text{EN_SW}}$ low level input voltage</td>
<td>0.97</td>
<td>0.4 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{\text{DIS}}$</td>
<td>Discharge resistance, $V_{SW,IN} = 5, \mathrm{V}$, $V_{\text{EN_SW}} = 0, \mathrm{V}$</td>
<td>160</td>
<td>Ω</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### THERMAL SHUTDOWN

- **$T_{\text{TRIP, BUCK}}$**  
  Thermal protection trip point  
  Rising temperature  
  | 160 | °C |

- **$T_{\text{HYST, BUCK}}$**  
  Thermal protection hysteresis  
  | 20 | °C |

---

**Figure 3. Power Switches Test Circuit and Voltage Waveforms**

**Figure 4. Response Time to Short Circuit Waveform**
Figure 5. Output Voltage vs Current Limit Threshold
TYPICAL CHARACTERISTICS

$T_J = 25^\circ \text{C}, V_{\text{IN}} = 12 \text{ V}, V_{\text{OUT}} = 5 \text{ V}, f_{\text{SW}} = 600 \text{ kHz}, R_{\text{NFAULT}} = 100 \text{ k}\Omega$ (unless otherwise noted)

Figure 6. Buck Efficiency at $V_{\text{OUT}} = 5 \text{ V}$

Figure 7. Buck Efficiency at $V_{\text{OUT}} = 2.5 \text{ V}$

Figure 8. Buck Line Regulation at $V_{\text{OUT}} = 5 \text{ V}$

Figure 9. Buck Line Regulation at $V_{\text{OUT}} = 2.5 \text{ V}$

Figure 10. Buck Load Regulation at $V_{\text{OUT}} = 5 \text{ V}$

Figure 11. Buck Load Regulation at $V_{\text{OUT}} = 2.5 \text{ V}$
TYPICAL CHARACTERISTICS (continued)

$T_J = 25^\circ C$, $V_{IN} = 12\, V$, $V_{OUT} = 5\, V$, $f_{SW} = 600\, kHz$, $R_{FAULT} = 100\, k\Omega$ (unless otherwise noted)

Figure 12. Buck Start Up by EN Pin With External 22-nF SS Capacitor

Figure 13. Buck Start Up by EN Pin With Internal SoftStart (SS Pin Open)

Figure 14. Ramp $V_{IN}$ to Start Up Buck With External 22-nF SS Capacitor

Figure 15. Ramp $V_{IN}$ to Power Down Buck With External 22-nF SS Capacitor

Figure 16. Buck Output Voltage Ripple $I_{OUT} = 0.1\, A$

Figure 17. Buck Output Voltage Ripple $I_{OUT} = 4\, A$

Product Folder Links: TPS65282
TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_IN = 12 V, V_OUT = 5 V, f_S = 600 kHz, R_F = 100 kΩ (unless otherwise noted)

![Figure 18. Buck Output Load Transient I_OUT = 0 A - 1 A](image1)

![Figure 19. Buck Output Load Transient I_OUT = 1 A - 3 A](image2)

![Figure 20. Buck Hiccup Response to Hard-Short Circuit](image3)

![Figure 21. Zoom in Buck Output Hard-Short Response](image4)

![Figure 22. Power Up and PGOOD, No Load](image5)

![Figure 23. Over Current and PGOOD](image6)
TYPICAL CHARACTERISTICS (continued)

\( T_J = 25^\circ C, V_{IN} = 12 \text{ V}, V_{OUT} = 5 \text{ V}, f_{SW} = 600 \text{ kHz}, R_{nFAULT} = 100 \text{ k}\Omega \) (unless otherwise noted)

Figure 24. Power Switch1 Turn On Delay and Rise Time

Figure 25. Power Switch2 Turn On Delay and Rise Time

Figure 26. Power Switch1 Turn Off Delay and Fall Time
\( R_{OUT} = 5 \text{ } \Omega, \ C_{OUT} = 22 \text{ } \mu\text{F} \)

Figure 27. Power Switch2 Turn Off Delay and Fall Time
\( R_{OUT} = 5 \text{ } \Omega, \ C_{OUT} = 22 \text{ } \mu\text{F} \)

Figure 28. Power Switch1 Enable Into Short Circuit

Figure 29. Power Switch2 Enable Into Short Circuit
TYPICAL CHARACTERISTICS (continued)

$T_J = 25^\circ C, V_{IN} = 12 \text{ V}, V_{OUT} = 5 \text{ V}, f_{SW} = 600 \text{ kHz}, R_{\text{FAULT}} = 100 \text{ k}\Omega$ (unless otherwise noted)

Figure 30. Power Switch1 Current Limit Operation

Figure 31. Power Switch2 Current Limit Operation

Figure 32. Power Switch1 Reverse Voltage Protection Response

Figure 33. Power Switch2 Reverse Voltage Protection Response
TPS65282 PMIC integrates a current-limited, power distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered and provide a precision current limit protection. Additional device features include over temperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provide the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltage of power switch as low as 2.5 V and requires little supply current. The driver incorporates circuitry that controls the rise and fall times of output voltage to limit large current and voltage surges and provides built-in soft-start functionality. TPS65282 device limits output current to a safe level by using a constant current mode when the output load exceeds the current limit threshold. TPS65282 device latches off when the load exceeds the current limit threshold. The device asserts the nFAULT signal during over current or reverse voltage faulty condition.

TPS65282 PMIC also integrates a synchronous step-down converter with regulated 0.8-V ±1% feedback reference voltage. The synchronous buck converter incorporates 100-mΩ high side power MOSFET and 60-mΩ low side power MOSFET to achieve high efficiency power conversion. The converter supports input voltage range from 4.5 V to 18 V for a fixed 5-V output. The converter operates in continuous conduction mode with peak current mode control for simplified loop compensation. The switching clock frequency can be programmed from 300 kHz to 1.4 MHz from ROSC pin connection. The peak inductor current limit threshold is internally set at 5.2 A. The soft-start time can be adjusted with connecting an external capacitor at SS pin, or fixed at 1.2 ms with floating at SS pin.

POWER SWITCH DETAILED DESCRIPTION

Over Current Condition

The TPS65282 responds to over-current conditions on power switches by limiting the output currents to the \( I_{OCP_{SW}} \) level. The load current is less than the current-limit threshold and the device does not limit current. During normal operation the N-channel MOSFET is fully enhanced, and \( V_{SW_{OUT}} = V_{SW_{IN}} - (I_{SW_{OUT}} \times R_{dson_{SW}}) \). The voltage drop across the MOSFET is relatively small compared to \( V_{SW_{IN}} \) and \( V_{SW_{OUT}} \approx V_{SW_{IN}} \). When an over current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. During current-limit operation, the N-channel MOSFET is no longer fully enhanced and the resistance of the device increases. This allows the device to effectively regulate the current to the current-limit threshold. The effect of increasing the resistance of the MOSFET is that the voltage drop across the device is no longer negligible (\( V_{SW_{IN}} \neq V_{SW_{OUT}} \)), and \( V_{SW_{OUT}} \) decreases. The amount that \( V_{SW_{OUT}} \) decreases is proportional to the magnitude of the overload condition. The expected \( V_{SW_{OUT}} \) can be calculated by \( I_{OS} \times R_{LOAD} \), where \( I_{OS} \) is the current-limit threshold and \( R_{LOAD} \) is the magnitude of the overload condition.

Three possible overload conditions can occur as summarized in Table 1.

<table>
<thead>
<tr>
<th>CONDITIONS</th>
<th>BEHAVIORS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Short circuit or partial short circuit present when the device is powered up or enabled</td>
<td>The output voltage is held near zero potential with respect to ground and the TPS65282 ramps output current to ( I_{OCP_{SW}} ). The TPS65282 limits the current to ( I_{OS} ) until the overload condition is removed or the internal deglitch time (10 ms typical) is reached and the device is turned off. The device will remain off until power is cycled or the device enable is toggled.</td>
</tr>
<tr>
<td>Gradually increasing load (&lt;100 A/s) from normal operating current to ( I_{OS} )</td>
<td>The current rises until current limit. Once the threshold has been reached, the device switches into its current limiting at ( I_{OCP_{SW}} ). The device limits the current to ( I_{OS} ) until the overload condition is removed or the internal deglitch time (10 ms typical) is reached and the device is turned off. The device will remain off until power is cycled or the device enable is toggled.</td>
</tr>
<tr>
<td>Short circuit, partial short circuit or fast transient overload occurs while the device is enabled and powered on</td>
<td>The device responds to the over-current condition within time ( T_{OS} ) (see Figure 4). The current sensing amplifier is overdriven during this time, and needs time for loop response. Once ( T_{OS} ) has passed, the current sensing amplifier recovers and limits the current to ( I_{OCP_{SW}} ). The device limits the current to ( I_{OS} ) until the overload condition is removed or the internal deglitch time (10 ms typical) is reached and the device is turned off. The device will remain off until power is cycled or the device enable is toggled.</td>
</tr>
</tbody>
</table>
Reverse Current and Voltage Protection

A power switch in the TPS65282 incorporates two back-to-back N-channel power MOSFETs as to prevent the reverse current flowing back the input through body diode of MOSFET when power switches are off.

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms (typical). This prevents damage to devices on the input side of the TPS65282 by preventing significant current from sinking into the input capacitance of power switch or buck output capacitance. The TPS65282 keeps the power switch turned off even if the reverse-voltage condition is removed and do not allow the N-channel MOSFET to turn on until power is cycled or the device enable is toggled. The reverse-voltage comparator also asserts the nFAULT1/2 output (active-low) after 4 ms.

nFAULT Response

The nFAULT1/nFAULT2 open-drain output is asserted (active low) during an over current, over temperature or reverse-voltage condition. The TPS65282 asserts the nFAULT signal during a fault condition and remains asserted while the part is latched-off. The nFAULT signal is de-asserted once device power is cycled or the enable is toggled and the device resumes normal operation. The TPS65282 is designed to eliminate false nFAULT reporting by using an internal delay "deglitch" circuit for over current (10 ms typical) and reverse-voltage (4 ms typical) conditions without the need for external circuitry. This ensures that nFAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. Deglitching circuitry delays entering and leaving fault conditions. Over temperature conditions are not deglitched and assert the FAULT signal immediately.

Under-Voltage Lockup (UVLO)

The under-voltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

Enable and Output Discharge

The logic enable EN_SW1/EN_SW2 controls the power switch, bias for the charge pump, driver, and other circuits. The supply current from power switch driver is reduced to less than 1uA when a logic low is present on EN_SW1/2. A logic high input on EN_SW1/EN_SW2 enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

When enable is de-asserted, the discharge function is active. The output capacitor of power switch is discharged through an internal NMOS that has a discharge resistance of 160 Ω. Hence, the output voltage drops down to zero. The time taken for discharge is dependent on the RC time constant of the resistance and the output capacitor.

Power Switch Input and Output Capacitance

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. The output capacitor in buck converter is recommended to place between SW_IN and AGND as close to the device as possible for local noise de-coupling. Additional capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the input of power switches in the evaluation board to the bench power-supply. Placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

Programming the Current-Limit Threshold

The over-current threshold is user programmable via an external resistor. The TPS65282 uses an internal regulation loop to provide a regulated voltage on the RLIM pin. The current-limit threshold is proportional to the current sourced out of RLIM. The recommended 1% resistor range for RLIM is 9.1 kΩ ≤ RLIM ≤ 232 kΩ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the over-current threshold when selecting a value for RLIM. The following equations and Figure 34 can be used to calculate the resulting over-current threshold for a given external resistor value (RLIM).
Current-Limit Threshold Equation (IOS):

\[ I_{OS(A)} = 25.078 \times R_{LIM}^{0.993} \text{(kΩ)} \]  

(1)

Figure 34. Current Limit Threshold \((I_{OS})\) vs Current Limit Resistor \((R_{LIM})\)
UNIVERSAL SERIAL BUS (USB) POWER-DISTRIBUTION REQUIREMENTS

One application for this device is for current limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mb/s or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mb/s. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard should always be referenced when considering the current-limit threshold.

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS65282 has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

Self-Powered and Bus-Powered HUBs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V and 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report over-current conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current limiting.
USB Power Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

SPHs must:
- Current limit downstream ports
- Report over-current conditions

BPHs must:
- Enable/disable power to downstream ports
- Power up at < 100 mA
- Limit inrush current (< 44 Ω and 10 µF)

Functions must:
- Limit inrush currents
- Power up at < 100 mA

The feature set of the TPS65282 meets each of these requirements. The integrated current limiting and over-current reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.
BUCK DC/DC CONVERTER DETAILED DESCRIPTION

Output Voltage

The TPS65282 regulates output voltage set by a feedback resistor divider to 0.8-V reference voltage. This pin should be directly connected to middle of resistor divider. It is recommended to use 1% tolerance or better divider resistors. Great care should be taken to route the FB line away from noise sources, such as the inductor or the LX switching node line. Start with 40.2 kΩ for the R1 resistor and use Equation 2 to calculate R2.

\[ R_2 = R_1 \cdot \left( \frac{0.8V}{V_{OUT} - 0.8V} \right) \]  

(2)

![Figure 35. Buck Feedback Resistor Divider](image)

Switching Frequency Selection

The selection of switching frequency is a tradeoff between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and capacitance to maintain low output ripple voltage. The switching frequency of the TPS65282 buck controller can be selected with the connection at ROSC pin. The ROSC pin can be connected to AGND, tied to V7V, open or programmed through an external resistor. Tying ROSC pin to AGND selects 300 kHz, while tying ROSC pin to V7V or floating the ROSC pin selects 600 kHz. Placing a resistor between ROSC and AGND allows the buck switching frequency to be programmed between 300 kHz to 1.4 MHz, as shown in Figure 36. The programmed clock frequency by an external resistor can be calculated with the following equation:

\[ f_{SW} = 11 \times R_{OSC} \]  

(3)
Soft-Start Time

The start-up of buck output is controlled by the voltage on the SS pin. When the voltage on the SS pin is less than the internal 0.8-V reference, the TPS65282 regulates the internal feedback voltage to the voltage on the SS pin instead of 0.8 V. The SS pin can be used to program an external soft-start function or to allow output of the buck to track another supply during start-up. The device has an internal pull-up current source of 5 µA that charges an external soft-start capacitor to provide a linear ramping voltage at SS pin. The TPS65282 will regulate the internal feedback voltage according to the voltage on the SS pin, allowing \( V_{\text{OUT}} \) to rise smoothly from 0 V to its final regulated value. The total soft-start time will be approximately:

\[
T_{\text{ss}} = \frac{0.8 \cdot V}{5 \cdot \mu\text{A}}
\]  

(4)

Internal V7V Regulator

The TPS65282 features an internal P-channel low dropout linear regulator (LDO) that supplies power at the V7V pin from the VIN supply. V7V powers the gate drivers and much of the TPS65282’s internal circuitry. The LDO regulates V7V to 6.3 V of over drive voltage on the power MOSFET for the best efficiency performance. The LDO can supply a peak current of 50 mA and must be bypassed to ground with a minimum 1-µF ceramic capacitor. The capacitor placed directly adjacent to the V7V and PGND pins is highly recommended to supply the high transient currents required by the MOSFET gate drivers.

Pulse Skipping Operation

When a buck synchronous converter operates at light load condition, the switching loss is the dominant source of power loss. Under this condition, TPS65282 operates with pulse skipping mode to reduce the switching loss by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. The output voltage, load and inductor current are shown in Figure 37. When the \( V_{\text{COMP}} \) falls lower than \( V_{\text{GS}} \), the COMP pin voltage is clamped to \( V_{\text{GS}} \) internally, typical 570 mV, the device enters pulse skipping mode and high side MOSFET stops switching, then the output falls and the \( V_{\text{COMP}} \) rises. When the \( V_{\text{COMP}} \) rises larger
than $V_{\text{GS}}$, the high side MOSFET starts switching, then the output rises and the $V_{\text{COMP}}$ falls. When the $V_{\text{COMP}}$ falls lower than $V_{\text{GS}}$, the high side MOSFET stops switching again. If the peak inductor current rise above typical 300 mA and the COMP pin voltage to rise above $V_{\text{GS}}$, the converter exits pulse skipping mode. Since converter detects the peak inductor current for pulse skip mode, the average load current entering pulse skipping mode varies with the applications and external output filters.

![Figure 37. Low Power/Pulse Skipping](image)

**Short Circuit Protection**

During the PWM on-time, the current through the internal high side switching MOSFET is sampled. The sampled current is compared to a nominal 5.2-A over-current limit. If the sampled current exceeds the over-current limit reference level, an internal over-current fault counter is set to 1 and an internal flag is set. Both internal high side and low side power MOSFETs are immediately turned off and will not be turned on again until the next switching cycle. If the over-current condition persists for eight sequential clock cycles, the over-current fault counter overflows indicating an over-current fault condition exists. The buck regulator is shut down and stays turned off for 10 ms. If the over-current condition clears prior to the counter reaching eight consecutive cycles, the internal flag and counter are reset. The protection circuitry attempts to recover from the over-current condition after 10-ms power down time. The internal over-current flag and counter are reset. A normal soft-start cycle is attempted and normal operation continues if the over-current fault condition has cleared. If the over-current fault counter overflows during soft-start, the converter shuts down and this hiccup mode operation repeats.

![Figure 38. DC/DC Over-Current Protection](image)

**Power Good**

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when buck converter is pulled below 91.6% or up 105.4% of the nominal output voltage. The PGOOD is pulled up when buck converters’ output is return to more than 94.4% or less than 104.2% of its nominal output voltage.
Inductor Selection

The higher operating frequency allows the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition to this basic trade-off, the effect of the inductor value on ripple current and low current operation must also be considered. The ripple current depends on the inductor value. The inductor ripple current, $i_L$, decreases with higher inductance or higher frequency and increases with higher input voltage, $V_{\text{in}}$. Accepting larger values of $i_L$ allows the use of low inductances, but results in higher output voltage ripple and greater core losses.

Use Equation 5 to calculate the value of the output inductor. LIR is a coefficient that represents inductor peak-to-peak ripple to DC load current. It is suggested to use 0.1 ~ 0.3 for most LIR applications.

Actual core loss of the inductor is independent of core size for a fixed inductor value, but it is dependent on the inductance value selected. As inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core loss and are preferred for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates hard, which means that inductance collapses abruptly when the peak design current is exceeded. It results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate. It is important that the RMS current and saturation current ratings are not exceeding the inductor specification. The RMS and peak inductor current can be calculated from Equation 7 and Equation 8.

For this design example, use LIR = 0.3, and the inductor is calculated to be 5.40 µH with $V_{\text{in}} = 12$ V. Choose a 4.7 µH standard inductor, the peak to peak inductor ripple is about 34% of 3-A DC load current.

Output Capacitor Selection

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple’s requirements.

Equation 9 gives the minimum output capacitance to meet the transient specification. For this example, $L_O = 4.7$ µH, $\Delta I_{\text{OUT}} = 3$ A – 0.0 A = 3 A and $\Delta V_{\text{OUT}} = 500$ mV (10% of regulated 5 V). Using these numbers gives a minimum capacitance of 17 µF. A standard 22 µF ceramic capacitor is used in the design.

The selection of $C_{\text{OUT}}$ is driven by the effective series resistance (ESR). Equation 10 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where $f_{\text{SW}}$ is the switching frequency, $\Delta V_{\text{OUT}}$ is the maximum allowable output voltage ripple, and $\Delta I_L$ is the inductor ripple current. In this case, the maximum output voltage ripple is 50 mV (1% of regulated 5 V). From Equation 6, the output current ripple is 1 A. From Equation 10, the minimum output capacitance meeting the output voltage ripple requirement is 4.6 µF with 3-mΩ esr resistance.

After considering both requirements, for this example, one 22 µF 6.3 V X7R ceramic capacitor with 3 mΩ of ESR will be used.
Input Capacitor Selection

A minimum 10 µF X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND. These capacitors should be connected as close as physically possible to the input pins of the converters, as they handle the RMS ripple current shown in Equation 11. For this example, I_{OUT} = 3 A, V_{OUT} = 5 V, minimum V_{in,min} = 9.6 V. The input capacitors must support a ripple current of 1 A RMS.

\[
l_{in rms} = I_{out} \cdot \sqrt{\frac{V_{out}}{V_{in min}} \cdot (V_{in min} - V_{out})}{V_{in min}}
\]

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 12. Using the design example values, I\_out\_max = 3 A, C\_IN = 10 µF, f\_SW = 600 kHz, yields an input voltage ripple of 125 mV.

\[
\Delta V_{in} = \frac{I_{out max} \cdot 0.25}{C_{in} \cdot f_{sw}}
\]

To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current must be used.

Bootstrap Capacitor Selection

The external bootstrap capacitor connected to the BST pins supply the gate drive voltages for the topside MOSFETs. The capacitor between BST pin and LX pin is charged through an internal diode from V7V when the LX pin is low. When high side MOSFETs are to be turned on, the driver places the bootstrap voltage across the gate-source of the desired MOSFET. This enhances the top MOSFET switch and turns it on. The switch node voltage, LX, rises to VIN and the BST pin follows. With the internal high side MOSFET on, the bootstrap voltage is above the input supply: \( V_{BST} = V_{IN} + V_{7V} \). The selection on bootstrap capacitance is related with internal high side power MOSFET gate capacitance. A 0.047-µF ceramic capacitor is recommended to be connected between the BST to LX pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

Loop Compensation

The integrated buck DC/DC converter in TPS65282 incorporates a peak current mode. The error amplifier is a trans-conductance amplifier with a gain of 600 µA/V. A typical type II compensation circuit adequately delivers a phase margin between 60° and 90°. \( C_b \) adds a high frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow these steps:

1. Select switching frequency, \( f_{SW} \), that is appropriate for application depending on L and C sizes, output ripple and EMI. Switching frequency between 500 kHz and 1 MHz gives the best trade off between performance and cost. To optimize efficiency, a lower switching frequency is desired.
2. Set up cross over frequency, \( f_c \), which is typically between 1/5 and 1/20 of \( f_{SW} \).
3. \( RC \) can be determined by:
   \[
   R_C = \frac{2\pi \cdot f_c \cdot V_o \cdot Co}{g_{m} \cdot V_{ref} \cdot g_{m ps}}
   \]
   where \( g_m \) is the error amplifier gain (600 µA/V) and \( g_{m ps} \) is the power stage voltage to current conversion gain (36 A/V).

4. Calculate \( C_C \) by placing a compensation zero at or before the dominant pole, \( \frac{1}{C_{O} \cdot R_L \cdot 2\pi} \).
   \[
   C_C = \frac{R_L \cdot Co}{R_C}
   \]

5. Optional \( C_b \) can be used to cancel the zero from the ESR associated with \( C_O \).
   \[
   C_b = \frac{Resr \cdot Co}{R_C}
   \]
Current Sense
I/V Converter
\[ V_{ref} = 8 \text{V} \]
\[ L \]
\[ ESR \]
\[ R = 40.2 \text{k} \]
\[ R = 7.7 \text{k} \]
\[ C \]
\[ \text{R}_{\text{on}} \]
\[ \mu \text{s}_{\text{g}} = 600 \mu \text{s} \]
\[ \text{M} = 600 \]
\[ \text{COMP} \]
\[ V_{\text{fb}} \]
\[ \text{EA} \]
\[ V_{\text{in}} = 0.8 \text{V} \]
\[ V_{\text{out}} = 0.8 \text{V} \]
\[ R = 7.7 \Omega \]
Buck Output: +5V

\text{Figure 39. DC/DC Loop Compensation}
APPLICATION INFORMATION

Thermal Shutdown
The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the buck converter to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

Power Dissipation and Junction Temperature
The total power dissipation inside TPS65282 should not exceed the maximum allowable junction temperature of 125°C. The maximum allowable power dissipation is a function of the thermal resistance of the package, $\theta_{JA}$, and ambient temperature. The analysis below gives an approximation in calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

To calculate the temperature inside the device under continuous load, use the following procedure.
1. Define the total continuous current through the buck converter (including the load current through power switches). Make sure the continuous current does not exceed the maximum load current requirement.
2. From the graphs below, determine the expected losses (Y axis) in Watts for the buck converter inside the device. The loss $P_{D,BUCK}$ depends on the input supply and the selected switching frequency. Please note, the data is measured in the provided evaluation board (EVM).
3. Determine the load current $I_{OUT}$ through the power switch. Read $R_{DS(on)}$ of the power switch from the Electrical Characteristics table.
4. The power loss through power switches can be calculated by:
   $$P_{D_PW} = R_{DS(on)} \times I_{OUT1} + R_{DS(on)} \times I_{OUT2}$$  
5. The Dissipating Rating Table provides the thermal resistance, $\theta_{JA}$, for specific packages and board layouts.
6. The maximum temperature inside the IC can be calculated by:
   $$T_J = P_{D,BUCK} + P_{D,PW} \times \theta_{JA} + T_A$$

Where:
- $T_A$ = Ambient temperature (°C)
- $\theta_{JA}$ = Thermal resistance (°C/W)
- $P_{D,BUCK}$ = Total power dissipation in buck converter (W)
- $P_{D,PW}$ = Total power dissipation in power switches (W)
Auto-Retry Functionality

Some applications require that an over-current condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor shown in Figure 40. During a fault condition, nFAULT pulls low disabling the part. The part is disabled when EN is pulled low, and nFAULT goes high impedance allowing CRETRY to begin charging. The part re-enables when the voltage on EN_SW reaches the turn-on threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.

Figure 40. Auto Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. Figure 41 shows how an external logic signal can drive EN_SW through RFAULT and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.

Figure 41. Auto Retry Functionality With External Enable Signal
PCB Layout Recommendation

When laying out the printed circuit board, the following guidelines should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 42.

- There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. This capacitor provides the AC current into the internal power MOSFETs. Connect the (+) terminal of the input capacitor as close as possible to the VIN pin, and connect the (-) terminal of the input capacitor as close as possible to the PGND pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the power ground PGND connections.

- Since the LX connection is the switching node, the output inductor should be located close to the LX pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. Keep the switching node, LX, away from all sensitive small-signal nodes.

- Connect V7V decoupling capacitor (connected close to the IC), between the V7V and the power ground PGND pin. This capacitor carries the MOSFET drivers’ current peaks.

- Place the output filter capacitor of the buck converter close to SW_IN pins and AGND pin. Try to minimize the ground conductor length while maintaining adequate width.

- The AGND pin should be separately routed to the (-) terminal of V7V bypass capacitor to avoid switching grounding path. A ground plane is recommended connecting to this ground path.

- The compensation should be as close as possible to the COMP pins. The COMP and ROSC pins are sensitive to noise so the components associated to these pins should be located as close as possible to the IC and routed with minimal lengths of trace.

- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of the power components. You can connect the copper areas to PGND, AGND, VIN or any other DC rail in your system.

- There is no electric signal internal connected to thermal pad in the device. Nevertheless connect the exposed pad beneath the IC to ground. Always solder the thermal pad to the board, and have as many vias as possible on the PCB to enhance power dissipation.

---

Figure 42. 2-Layers PCB Layout Recommendation Diagram
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Top-Side Markings (4)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS65282RGER</td>
<td>ACTIVE</td>
<td>VQFN</td>
<td>RGE</td>
<td>24</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>TPS 65282</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS65282RGER</td>
<td>VQFN</td>
<td>RGE</td>
<td>24</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>4.25</td>
<td>4.25</td>
<td>1.15</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
### TAPE AND REEL BOX DIMENSIONS

**Device** | **Package Type** | **Package Drawing** | **Pins** | **SPQ** | **Length (mm)** | **Width (mm)** | **Height (mm)**
---|---|---|---|---|---|---|---
TPS65282RGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0

*All dimensions are nominal*
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. 

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and/or implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, OR OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLABORATIVE, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.