
- Available in 5-V, 4.85-V, 3.3-V, 3.0-V, and 2.5-V Fixed-Output and Adjustable Versions
- Dropout Voltage <85 mV Max at I<sub>O</sub> = 100 mA (TPS7250)
- Low Quiescent Current, Independent of Load, 180 μA Typ
- 8-Pin SOIC and 8-Pin TSSOP Package
- Output Regulated to ±2% Over Full Operating Range for Fixed-Output Versions
- Extremely Low Sleep-State Current, 0.5 μA Max
- Power-Good (PG) Status Output

#### description

The TPS72xx family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage, micropower operation, and miniaturized packaging. These regulators feature extremely low dropout voltages and quiescent currents compared to conventional LDO regulators. Offered in small-outline integrated-circuit (SOIC) packages and 8-terminal thin shrink small-outline (TSSOP), the TPS72xx series devices are ideal for cost-sensitive designs and for designs where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual pnp pass transistor to be replaced by a PMOS device. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low – maximum of 85 mV at 100 mA of load current (TPS7250) – and is directly proportional to the load current (see Figure 1). Since the PMOS pass



<sup>†</sup>SENSE – Fixed voltage options only (TPS7225, TPS7230, TPS7233, TPS7248, and TPS7250)

<sup>‡</sup>FB – Adjustable version only (TPS7201)




Figure 1. Typical Dropout Voltage Versus Output Current

element is a voltage-driven device, the quiescent current is very low (300 µA maximum) and is stable over the entire range of output load current (0 mA to 250 mA). Intended for use in portable systems such as laptops and cellular phones, the low-dropout voltage and micropower operation result in a significant increase in system battery operating life.

The TPS72xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to  $0.5 \,\mu$ A maximum at T<sub>J</sub> = 25°C. Other features include a power-good function that reports low output voltage and may be used to implement a power-on reset or a low-battery indicator.

The TPS72xx is offered in 2.5-V, 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

**AVAILABLE OPTIONS** OUTPUT VOLTAGE PACKAGED DEVICES (V) **CHIP FORM** Тj SMALL OUTLINE (Y) PDIP TSSOP MIN TYP MAX (D) (P) (PW) 4.9 5 5.1 TPS7250QD TPS7250QP TPS7250QPWR TPS7250Y 4.75 4.85 4.95 TPS7248QD TPS7248QP TPS7248QPWR **TPS7248Y** 3.23 3.3 3.37 TPS7233QD TPS7233QP TPS7233QPWR **TPS7233Y** -55°C to 150°C TPS7230QPWR 2.94 TPS7230QD TPS7230QP TPS7230Y 3 3.06 TPS7225QD TPS7225QP TPS7225QPWR TPS7225Y 2.45 2.5 2.55 Adjustable TPS7201QD TPS7201QPWR TPS7201QP TPS7201Y 1.2 V to 9.75 V

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS7250QDR). The PW package is only available left-end taped and reeled. The TPS7201Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.



<sup>‡</sup>TPS7225Q, TPS7230Q, TPS7233Q, TPS7248Q, TPS7250Q (fixed-voltage options)


NOTE A: Capacitor selection is nontrivial. See application information section for details.


Figure 2. Typical Application Configuration



#### **TPS72xx** chip information

These chips, when properly assembled, display characteristics similar to the TPS72xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





#### **RESISTOR DIVIDER OPTIONS**

DEVICE	R1	R2	UNIT
TPS7201	0	~	Ω
TPS7225	257	233	kΩ
TPS7230	357	233	kΩ
TPS7233	420	233	kΩ
TPS7248	726	233	kΩ
TPS7250	756	233	kΩ

NOTE A: Resistors are nominal values only.

COMPONENT C	OUNT
MOS transistors	108
Bilpolar transistors	41
Diodes	4
Capacitors	15
Resistors	75

§ Switch positions are shown with  $\overline{EN}$  low (active).

¶ For most applications, SENSE should be externally connected to OUT as close as possible to the device.

For other implementations, refer to the SENSE-pin connection discussion in application information section.



### TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY **MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS**

SLVS102G - MARCH 1995 - REVISED JUNE 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> , V <sub>I</sub> , PG, SENSE, <del>EN</del>	
Output current, I <sub>O</sub>	
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T <sub>J</sub>	−55°C to 150°C
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage values are with respect to network ground terminal.

#### DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Note 1 and Figure 3)

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
Р	1175 mW	8.74 mW/°C	782 mW	650 mW	301 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW


#### DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Note 1 and Figure 4)

PACKAGE	T <sub>C</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 70°C POWER RATING	T <sub>C</sub> = 85°C POWER RATING	T <sub>C</sub> = 125°C POWER RATING
D	2063 mW	16.5 mW/°C	1320 mW	1073 mW	413 mW
P	2738 mW	20.49 mW/°C	1816 mW	1508 mW	689 mW
PW	2900 mW	23.2 mW/°C	1856 mW	1508 mW	580 mW

NOTE 1: Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum of 150°C. For guidelines on maintaining junction temperature within the recommended operating range, see application information section.

#### MAXIMUM CONTINUOUS DISSIPATION vs

#### MAXIMUM CONTINUOUS DISSIPATION





#### recommended operating conditions

		MIN	MAX	UNIT
	TPS7201Q	3	10	
	TPS7225Q	3.65	10	
Input voltage, V <sub>I</sub> †	TPS7230Q	3.96	10	V
	TPS7233Q	3.98	10	v
	TPS7248Q	5.24	10	
	TPS7250Q	5.41	10	
High-level input voltage at EN, VIH		2		V
Low-level input voltage at EN, VIL			0.5	V
Output current, IO		0	250	mA
Operating virtual junction temperature, TJ		-40	125	°C

† Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, *the usable range can be extended for lighter loads*. To calculate the minimum input voltage for the maximum load current used in a given application, use the following equation:

 $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ 

Because the TPS7201 is programmable,  $r_{DS(on)}$  should be used to calculate  $V_{DO}$  before applying the above equation. The equation for calculating  $V_{DO}$  from  $r_{DS(on)}$  is given in Note 3 under the TPS7201 electrical characteristics table. The minimum value of 3 V is the absolute lower limit for the recommended input-voltage range for the TPS7201.



electrical characteristics, I<sub>O</sub> = 10 mA,  $\overline{EN}$  = 0 V, C<sub>O</sub> = 4.7  $\mu$ F (CSR<sup>†</sup> = 1  $\Omega$ ), SENSE/FB shorted to OUT (unless otherwise noted)

DADAMETED	TEAT CON			TPS72xxQ				
PARAMETER	TEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNIT	
Ground current (active mode)	EN ≤ 0.5 V,	V <sub>I</sub> = V <sub>O</sub> + 1 V,	25°C		180	225	μA	
Ground current (active mode)	$0 \text{ mA} \leq I_O \leq 250 \text{ mA}$	1 0	-40°C to 125°C			325	μΑ	
Input current (standby mode)		2 (1 < 1) < 10 (1)	25°C			0.5	μA	
input current (standby mode)	$\overline{EN} = V_{I},$	$3 V \le V_I \le 10 V$	-40°C to 125°C			1	μΑ	
Output current limit threshold	$V_{O} = 0 V$	VI = 10 V	25°C		0.6	1	A	
Output current limit trireshold	vO = 0 v	V  = 10 V				1.5	A	
Pass-element leakage current in		$2V \leq V \leq 10V$	25°C			0.5	μA	
standby mode	EN = V <sub>I</sub> ,	$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	-40°C to 125°C			1	μΑ	
PC lookage ourrant		Normal operation	25°C			0.5	μA	
PG leakage current	V <sub>PG</sub> = 10 V,		-40°C to 125°C			0.5	μΑ	
Output voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C	
Thermal shutdown junction temperature					165		°C	
<b>EN</b> legis high (standby mode)	$3 V \leq V_I \leq 6 V$		-40°C to 125°C	2			v	
EN logic high (standby mode)	$6 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$		-40 C to 125 C	2.7			v	
<b>EN</b> le sie leur (e stive me de)	$3 \text{ V} \leq \text{V}_1 \leq 10 \text{ V}$		25°C			0.5	v	
EN logic low (active mode)	$3 \vee \leq \vee   \leq 10 \vee$		-40°C to 125°C			0.5	v	
EN hysteresis voltage			25°C		50		mV	
	$0 V \le V_1 \le 10 V$		25°C	-0.5		0.5		
EN input current	$0 \ v \leq v \leq 10 \ v$		-40°C to 125°C	-0.5		0.5	μA	
Minimum V. for active page element			25°C		1.9	2.5	v	
Minimum $V_{I}$ for active pass element			-40°C to 125°C			2.5	v	
Minimum V/, for valid PC	100 - 200		25°C		1.1	1.5	v	
Minimum V <sub>I</sub> for valid PG	I <sub>PG</sub> = 300 μA		-40°C to 125°C			1.9	v	

<sup>†</sup> CSR(compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7201Q electrical characteristics, $I_0 = 10 \text{ mA}$ , $V_I = 3.5 \text{ V}$ , $\overline{EN} = 0 \text{ V}$ , $C_0 = 4.7 \mu \text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEAT OO	TEST CONDITIONS <sup>‡</sup>		TPS7201Q			UNIT	
PARAMETER	TEST CO	NDITIONS+	Тј	MIN	TYP	MAX	UNIT	
Reference voltage (measured	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA	25°C		1.188		V	
at FB with OUT connected to FB)	$3 V \le V_I \le 10 V$ , See Note 2	$5 \text{ mA} \le I_O \le 250 \text{ mA},$	-40°C to 125°C	1.152		1.224	V	
Reference voltage temperature coefficient			-40°C to 125°C		31	75	ppm/°C	
	V <sub>I</sub> = 2.4 V,§	$50 \ \mu A \le I_O \le 100 \ mA$	25°C		2.1			
	V <sub>I</sub> = 2.4 V,§	$100 \text{ mA} \le I_O \le 200 \text{ mA}$	25°C		2.9			
Pass-element series	V <sub>1</sub> = 2.9 V,	$50 \ \mu A \le I_{O} \le 250 \ mA$	25°C		1.6	2.7	Ω	
resistance (see Note 3)	$v_1 = 2.9 v_1$	50 μA ≤ 10 ≤ 250 IIIA	-40°C to 125°C			4.5	<u> </u>	
	V <sub>I</sub> = 3.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		1			
	V <sub>I</sub> = 5.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$	25°C		0.8		]	
	V <sub>I</sub> = 3 V to 10 V,	50 $\mu$ A ≤ I <sub>O</sub> ≤ 250 mA,	25°C			23	mV	
Input regulation	See Note 2		-40°C to 125°C			36	mv	
Output an and at its	$I_{O} = 5$ mA to 250 mA, See Note 2 $I_{O} = 50 \mu A$ to 250 mA,	$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	25°C		15	25	mV	
		·	-40°C to 125°C			36		
Output regulation		$3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	25°C		17	27		
	See Note 2		-40°C to 125°C			43		
		10 50 114	25°C	49	60		dB	
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 50 μA	-40°C to 125°C	32				
Rippie rejection	1 = 120 HZ	I <sub>O</sub> = 250 mA,	25°C	45	50			
		See Note 2	-40°C to 125°C	30				
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		235			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		190		μVrms	
	001(1 = 1 12	C <sub>O</sub> = 100 μF	25°C		125		1	
PG trip-threshold voltage¶	V <sub>FB</sub> voltage decreasing	g from above VPG	-40°C to 125°C		0.95× VFB(nom)		V	
PG hysteresis voltage¶	Measured at V <sub>FB</sub>		25°C		12		mV	
	4004	N 0.40 M	25°C		0.1	0.4	V	
PG output low voltage¶	I <sub>PG</sub> = 400 μA,	V <sub>I</sub> = 2.13 V	-40°C to 125°C			0.4	V	
			25°C	-10	0.1	10	~ ^	
FB input current			-40°C to 125°C	-20		20	nA	

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

¶ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2. When  $V_I < 2.9$  V and  $I_O > 100$  mA simultaneously, pass element  $r_{DS(OR)}$  increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for V<sub>I</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



### TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

# TPS7225Q electrical characteristics, I<sub>Q</sub> = 10 mA, V<sub>I</sub> = 3.5 V, $\overline{EN}$ = 0 V, C<sub>Q</sub> = 4.7 µF (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

DADAMETED			-	TPS7225Q				
PARAMETER	TEST CON	IDITIONS <sup>‡</sup>	Тј	MIN	TYP	MAX	UNIT	
Outenteelteere	V <sub>I</sub> = 3.5 V,	l <sub>O</sub> = 10 mA	25°C		2.5			
Output voltage	$3.5 \text{ V} \leq \text{V}_I \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	2.45		2.55	V	
Description	la 250 mA	\/· 0.07.\/	25°C		560	850	mV	
Dropout voltage	I <sub>O</sub> = 250 mA,	V <sub>I</sub> = 2.97 V	-40°C to 125°C			1.1	V	
Pass-element series resistance	(2.97 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 2.97 V,	25°C		2.24	3.4	Ω	
Pass-element series resistance	I <sub>O</sub> = 250 mA	-	-40°C to 125°C			3.84	52	
Input regulation	V <sub>I</sub> = 3.5 V to 10 V,	$E0 = 0 \leq l_{a} \leq 2E0 = 0$	25°C		9	27	mV	
Input regulation	$v_{\rm I} = 5.5 v 10 10 v,$	$50 \ \mu A \le I_O \le 250 \ mA$	$-40^{\circ}$ C to $125^{\circ}$ C			33	mv	
	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	25 V < V < 10 V	25°C		28	36		
Output regulation	10 = 5  mA to  250  mA,	5.5 V 2 V 2 10 V	$-40^{\circ}$ C to $125^{\circ}$ C			60	mV	
	$I_{O}$ = 50 µA to 250 mA, 3.5 V $\leq$ V <sub>I</sub> $\leq$ 10 V	$2 \in \mathcal{V} \subset \mathcal{V} \subset \mathcal{I} \cap \mathcal{V}$	25°C		24	41	mv	
		$5.5 V \leq V \leq 10 V$	-40°C to 125°C			73		
			25°C	47	58		dB	
Ripple rejection	f = 120 Hz		-40°C to 125°C	45				
Rippie rejection	1 = 120 HZ		25°C	40	46			
		I <sub>O</sub> = 250 mA	$-40^{\circ}$ C to $125^{\circ}$ C	38				
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		248			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		200		μVrms	
	00101 = 1 32	C <sub>O</sub> = 100 μF	25°C		130			
PG trip-threshold voltage	VO voltage decreasing	from above VPG	-40°C to 125°C		0.95× V <sub>O(nom)</sub>		V	
PG hysteresis voltage			25°C		50		mV	
			25°C		0.3	0.44		
PG output low voltage	I <sub>PG</sub> = 1.2 mA,	V <sub>I</sub> = 2.13 V	-40°C to 125°C			0.5	V	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7230Q electrical characteristics, $I_0$ = 10 mA, $V_I$ = 4 V, $\overline{EN}$ = 0 V, $C_0$ = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON		T.	Т	PS7230Q		UNIT
PARAMETER	TEST CON	IDITION5+	Тј	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 4 V,	I <sub>O</sub> = 10 mA	25°C		3		V
Oulput voltage	$4 \text{ V} \leq \text{V}_I \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	2.94		3.06	v
	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 2.97 V	25°C		145	185	
Dreneutuellese	IO = 100  mA,	v] = 2.97 v	-40°C to 125°C			270	mV
Dropout voltage	1- 050 mA	VI = 2.97 V	25°C		390	502	mv
	I <sub>O</sub> = 250 mA,	V = 2.97 V	-40°C to 125°C			900	
Pass-element series resistance	(2.97 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 2.97 V,	25°C		1.56	2.01	Ω
Fass-element series resistance	I <sub>O</sub> = 250 mA	-	-40°C to 125°C			3.6	52
Input regulation	$V_{I} = 4 V \text{ to } 10 V,$	$50 \pm 0 \leq \log \leq 250 = 0$	25°C		9	27	m)/
Input regulation	$v_{1} = 4 v to 10 v,$	$50 \ \mu A \le I_O \le 250 \ mA$	$-40^{\circ}$ C to $125^{\circ}$ C			33	mV
Output regulation	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		34	45	mV
	10 = 5  mA to  250  mA,		-40°C to 125°C			74	
	$I_{O}$ = 50 $\mu$ A to 250 mA,	$4 V \le V_I \le 10 V$	25°C		42	60	mv
			-40°C to 125°C			98	
		Iο = 50 μA	25°C	45	56		
Ripple rejection	f = 120 Hz	$IO = 50 \mu A$	-40°C to 125°C	44			dD
Rippie rejection	1 = 120 Hz	L 050 A	25°C	40	45		dB
		I <sub>O</sub> = 250 mA	-40°C to 125°C	38			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		256		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		206		μVrms
	001(1 = 1 52	C <sub>O</sub> = 100 μF	25°C		132		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C		0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		mV
			25°C		0.25	0.44	.,
PG output low voltage	IPG = 1.2 mA,	VI = 2.55 V	-40°C to 125°C			0.44	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

# TPS7233Q electrical characteristics, I<sub>Q</sub> = 10 mA, V<sub>I</sub> = 4.3 V, $\overline{EN}$ = 0 V, C<sub>Q</sub> = 4.7 µF (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

	TEST CONDITIONS <sup>‡</sup>		T.	TPS7233Q			UNIT
PARAMETER	TEST CON	DITIONS+	Тј	MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA	25°C		3.3		v
Output voltage	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 250 \text{ mA}$	-40°C to 125°C	3.23		3.37	v
	la 10 mA	VI. 2.02.V	25°C		14	20	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 3.23 V	-40°C to 125°C			30	
Dranaut valtara	$I_{O} = 100 \text{ mA},$	1/1 = 2.22 1/	25°C		140	180	mV
Dropout voltage	IO = 100 IIIA,	V <sub>1</sub> = 3.23 V	$-40^{\circ}$ C to $125^{\circ}$ C			232	IIIV
	I <sub>O</sub> = 250 mA,	V <sub>I</sub> = 3.23 V	25°C		360	460	
	IO = 250 IIIA,	v] = 3.23 v	$-40^{\circ}$ C to $125^{\circ}$ C			610	
Pass-element series resistance	(3.23 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 3.23 V,	25°C		1.5	1.84	Ω
Fass-element series resistance	I <sub>O</sub> = 250 mA		$-40^{\circ}$ C to $125^{\circ}$ C			2.5	52
Input regulation	1/4 = 4.2  // to 10 //	50 μA ≤ I <sub>O</sub> ≤ 250 mA	25°C		8	25	mV
Input regulation	V <sub>I</sub> = 4.3 V to 10 V,	$50 \ \mu\text{A} \le 10 \le 250 \ \text{IIIA}$	$-40^{\circ}$ C to $125^{\circ}$ C			33	
Output regulation	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		32	42	
			$-40^{\circ}$ C to $125^{\circ}$ C			71	mV
Output regulation	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	25°C		41	55	IIIV
			-40°C to 125°C			98	
		I <sub>O</sub> = 50 μA	25°C	40	52		
Ripple rejection	f = 120 Hz	ΙΟ = 30 μΑ	$-40^{\circ}$ C to $125^{\circ}$ C	38			dB
	1 = 120112	IO = 250 mA	25°C	35	44		uD
		10 = 250 MA	$-40^{\circ}$ C to $125^{\circ}$ C	33			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		265		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		212		μVrms
	00101 = 1 32	C <sub>O</sub> = 100 μF	25°C		135		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above VPG	-40°C to 125°C		0.95× V <sub>O(nom)</sub>		V
PG hysteresis voltage			25°C		32		mV
PG output low voltage		V: 0.0.V	25°C		0.22	0.4	v
r G output low voltage	I <sub>PG</sub> = 1.2 mA,	V <sub>1</sub> = 2.8 V	-40°C to 125°C			0.4	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7248Q electrical characteristics, $I_0 = 10$ mA, $V_I = 5.85$ V, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu\text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON		т.	Т	PS7248Q		UNIT
PARAMETER	TEST CON	DITIONS+	Тј	MIN	TYP	MAX	UNII
	V <sub>I</sub> = 5.85 V,	l <sub>O</sub> = 10 mA	25°C		4.85		v
Output voltage	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.75		4.95	v
	1- 10		25°C		10	19	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			30	
	1- 400 mA		25°C		90	100	
Dropout voltage	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			150	mV
			25°C		216	250	
	I <sub>O</sub> = 250 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			285	
Deservation and the state of the second	(4.75 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 4.75 V,	25°C		0.8	1	0
Pass-element series resistance	$I_{O} = 250 \text{ mA}$		-40°C to 125°C			1.4	Ω
	$V_{1} = 5.85 V_{1} \pm 0.10 V_{2}$	$50 \ \mu A \le I_O \le 250 \ mA$	25°C			34	mV
Input regulation	V <sub>I</sub> = 5.85 V to 10 V,		-40°C to 125°C			50	
	I <sub>O</sub> = 5 mA to 250 mA,	5.85 V $\leq$ V <sub>I</sub> $\leq$ 10 V	25°C		43	55	1 mV
			-40°C to 125°C			95	
Output regulation	$I_{O} = 50 \ \mu A$ to 250 mA,	5.85 V $\leq$ V <sub>I</sub> $\leq$ 10 V	25°C		55	75	
			-40°C to 125°C			135	
			25°C	42	53		dB
	( (00))	l <sub>O</sub> = 50 μA	-40°C to 125°C	36			
Ripple rejection	f = 120 Hz		25°C	36	46		
		I <sub>O</sub> = 250 mA	-40°C to 125°C	34			
Output noise spectral density	f = 120 Hz	•	25°C		2		μV/√I
		C <sub>O</sub> = 4.7 μF	25°C		370		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF	25°C		290		μVrm
	$CSR^{\dagger} = 1 \Omega$	$C_0 = 100 \mu\text{F}$	25°C		168		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	1	-40°C to 125°C	,	0.95 × VO(nom)		V
PG hysteresis voltage			25°C		50		m۷
			25°C		0.2	0.4	<i></i>
PG output low voltage	IPG = 1.2 mA,	Vj = 4.12 V	-40°C to 125°C			0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# TPS7201Q, TPS7225Q, TPS7230Q TPS7233Q, TPS7248Q, TPS7250Q, TPS72xxY MICROPOWER LOW-DROPOUT (LDO) VOLTAGE REGULATORS

SLVS102G - MARCH 1995 - REVISED JUNE 2000

# TPS7250Q electrical characteristics, I<sub>O</sub> = 10 mA, V<sub>I</sub> = 6 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 µF (CSR<sup>†</sup> = 1 $\Omega$ ), SENSE shorted to OUT (unless otherwise noted)

	TEOT COL		<b>T</b> .	٦			
PARAMETER	TEST CON	IDITIONS <sup>‡</sup>	Тј	MIN	TYP	MAX	UNIT
Output valtage	V <sub>I</sub> = 6 V,	l <sub>O</sub> = 10 mA	25°C		5		V
Output voltage	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le \text{I}_{O} \le 250 \text{ mA}$	-40°C to 125°C	4.9		5.1	v
	1- 10		25°C		8	12	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			30	
Description	100 mA	\/. 4.00.\/	25°C		76	85	mV
Dropout voltage	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			136	mv
	1- 050 mA	V <sub>1</sub> = 4.88 V	25°C		190	206	
	I <sub>O</sub> = 250 mA,	vj = 4.88 v	-40°C to 125°C			312	
Dana alamant aaniaa masiatan aa	(4.88 V – V <sub>O</sub> )/I <sub>O</sub> ,	VI = 4.88 V,	25°C		0.76	0.825	Ω
Pass-element series resistance	I <sub>O</sub> = 250 mA	•	-40°C to 125°C			1.25	22
		50 ··· A < La < 050 m A	25°C			28	mV
Input regulation	$V_{I} = 6 V \text{ to } 10 V,$	$50 \ \mu A \le I_O \le 250 \ mA$	-40°C to 125°C			35	
		$6 \sqrt{c} \sqrt{c} 10 \sqrt{c}$	25°C		46	61	mV
Output as and at is a	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$	$6 V \leq V \leq 10 V$	-40°C to 125°C			100	
Output regulation		$6 V \leq V \leq 10 V$	25°C		59	79	
	$I_{O} = 50 \ \mu A \text{ to } 250 \ m A,$	$0 V \leq V \leq 10 V$	-40°C to 125°C			150	
		1	25°C	41	52		
Dinale rejection	£ 100 U	I <sub>O</sub> = 50 μA	-40°C to 125°C	37			dD
Ripple rejection	f = 120 Hz	1a 250 mA	25°C	36	46		dB
		I <sub>O</sub> = 250 mA	-40°C to 125°C	32			
Output noise spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		390		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		300	2	μVrms
-	0.01(1 = 1.52	C <sub>O</sub> = 100 μF	25°C		175		
PG trip-threshold voltage	VO voltage decreasing from above VPG		-40°C to 125°C		$0.95 \times VO(nom)$		V
PG hysteresis voltage			25°C		50		mV
	age IPG = 1.2 mA, VI = 4.25 V		25°C		0.19	0.4	
PG output low voltage			-40°C to 125°C			0.4	V

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# electrical characteristics, $I_0 = 10$ mA, $\overline{EN} = 0$ V, $C_0 = 4.7 \ \mu\text{F}$ (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J = 25^{\circ}\text{C}$ , SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>‡</sup>	TPS72xxY	UNIT
FARAMETER	TEST CONDITIONS+	MIN TYP MAX	
Ground current (active mode)	$\label{eq:eq:entropy} \begin{array}{ll} \overline{\text{EN}} \leq 0.5 \text{ V}, & \text{V}_{I} = \text{V}_{O} + 1 \text{ V}, \\ 0 \text{ mA} \leq \text{I}_{O} \leq 250 \text{ mA} \end{array}$	180	μA
Output current limit threshold	V <sub>O</sub> = 0 V, V <sub>I</sub> = 10 V	0.6	A
Thermal shutdown junction temperature		165	°C
EN hysteresis voltage		50	mV
Minimum V <sub>I</sub> for active pass element		1.9	V
Minimum V <sub>I</sub> for valid PG	I <sub>PG</sub> = 300 μA	1.1	V

# electrical characteristics, $I_0$ = 10 mA, $\overline{EN}$ = 0 V, $C_0$ = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J$ = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETER	TEAT OF	ONDITIONS <sup>‡</sup>	Т	PS7201)	(	UNIT
PARAMETER	TEST CC	DNDITIONS+	MIN	TYP	MAX	UNIT
Reference voltage (measured at FB with OUT connected to FB)	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA		1.188		V
	V <sub>I</sub> = 2.4 V,§	$50 \ \mu A \le I_O \le 100 \ mA$		2.1		
	V <sub>I</sub> = 2.4 V,§	$100~mA \leq I_{O} \leq 200~mA$		2.9		
Pass-element series resistance (see Note 3)	V <sub>I</sub> = 2.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$		1.6		Ω
	V <sub>I</sub> = 3.9 V,	$50 \ \mu A \leq I_{O} \leq 250 \ mA$		1		
	V <sub>I</sub> = 5.9 V,	$50 \ \mu A \le I_O \le 250 \ mA$		0.8		
	$3 V \le V_I \le 10 V$ , See Note 2	$I_{O} = 5 \text{ mA to } 250 \text{ mA},$		15		
Output regulation	$3 V \le V_I \le 10 V$ , See Note 2	$I_{O} = 50 \ \mu A$ to 250 mA,	17		mV	
	V. 25V	l <sub>O</sub> = 50 μA		60		
Ripple rejection	V <sub>I</sub> = 3.5 V, f = 120 Hz	I <sub>O</sub> = 250 mA, See Note 2	50			dB
Output noise spectral density	V <sub>I</sub> = 3.5 V,	f = 120 Hz		2		μV/√Hz
	V <sub>I</sub> = 3.5 V,	C <sub>O</sub> = 4.7 μF		235		
Output noise voltage	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz},$	C <sub>O</sub> = 10 μF		190		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	125			
PG hysteresis voltage¶	V <sub>I</sub> = 3.5 V,	Measured at V <sub>FB</sub>		12		mV
PG output low voltage¶	V <sub>I</sub> = 2.13 V,	I <sub>PG</sub> = 400 μA		0.1		V
FB input current	V <sub>I</sub> = 3.5 V			0.1		nA

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ This voltage is not recommended.

¶ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 2 When  $V_I < 2.9$  V and  $I_O > 100$  mA simultaneously, pass element  $r_{DS(OI)}$  increases (see Figure 10) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

3 To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for V<sub>I</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figures 10 and 11.



# electrical characteristics, I<sub>O</sub> = 10 mA, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), T<sub>J</sub> = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEST OF	NDITIONS <sup>‡</sup>	TPS7225	UNIT		
PARAMETER	TEST CO	NDITION5+	MIN TYP	MIN TYP MAX		
Output voltage	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA	2.5		V	
Dropout voltage	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 250 mA	560		mV	
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V <sub>I</sub> = 2.97 V,	2.24		Ω	
Input regulation	V <sub>I</sub> = 3.5 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$	9		mV	
	$3.5 \text{ V} \le \text{V}_I \le 10 \text{ V}$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$	28		mV	
Output regulation	$3.5~V \le V_I \le 10~V$	$I_{O}$ = 50 $\mu$ A to 250 mA	24		mv	
	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 50 μA	58		dB	
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	46		uБ	
Output noise spectral density	V <sub>I</sub> = 3.5 V,	f = 120 Hz	2		μV/√Hz	
	V <sub>I</sub> = 3.5 V,	C <sub>O</sub> = 4.7 μF	248 200			
Output noise voltage	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz},$	C <sub>O</sub> = 10 μF			μVrms	
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	130			
PG hysteresis voltage	VI = 3.5 V		50		mV	
PG output low voltage	VI = 2.13 V	IPG = 1.2 mA	0.3		V	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# electrical characteristics, I<sub>O</sub> = 10 mA, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), T<sub>J</sub> = 25°C, SENSE shorted to OUT (unless otherwise noted)

	TEST OD	NDITIONS	TPS7230Y			UNIT	
PARAMETER	TEST CO	TEST CONDITIONS <sup>‡</sup>				UNIT	
Output voltage	$V_{I} = 4 V,$	I <sub>O</sub> = 10 mA		3		V	
Deserved and the sec	V <sub>I</sub> = 2.97 V,	I <sub>O</sub> = 100 mA		145		mV	
Dropout voltage	V <sub>I</sub> = 2.97 V,	l <sub>O</sub> = 250 mA		390		mv	
Pass-element series resistance	$(2.97 V - V_0)/I_0,$ $I_0 = 250 mA$	V <sub>I</sub> = 2.97 V,		1.56		Ω	
Input regulation	$V_{I} = 4 V \text{ to } 10 V,$	$50 \ \mu A \le I_O \le 250 \ mA$		9		mV	
	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$		34		mV	
Output regulation	$4 V \le V_I \le 10 V$	$I_{O}$ = 50 $\mu$ A to 250 mA	41		IIIV		
Dipple rejection	$V_{I} = 4 V,$	I <sub>O</sub> = 50 μA		56		dB	
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA		45		uв	
Output noise spectral density	$V_{I} = 4 V,$	f = 120 Hz		2		μV/√Hz	
	$V_1 = 4 V$ ,	C <sub>O</sub> = 4.7 μF		256			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF	206 132		μVrms		
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF					
PG hysteresis voltage	V <sub>I</sub> = 4 V			50		mV	
PG output low voltage	V <sub>I</sub> = 2.55 V	IPG = 1.2 mA		0.25		V	

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER			TI	TPS7233Y		
PARAMETER	TEST C	ONDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA		3.3		V
	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 10 mA		14		
Dropout voltage	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 100 mA		140		mV
	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 250 mA		360		
Pass-element series resistance	$(3.23 V - V_0)/I_0,$ $I_0 = 250 \text{ mA}$	V <sub>I</sub> = 3.23 V,		1.5		Ω
Input regulation	V <sub>I</sub> = 4.3 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$		8		mV
	4.3 V $\leq$ V <sub>I</sub> $\leq$ 10 V,	IO = 5 mA to 250 mA	32 41		mV	
Output regulation	4.3 V $\leq$ V <sub>I</sub> $\leq$ 10 V,	$I_{O}$ = 50 $\mu$ A to 250 mA				
Pipple rejection	V <sub>I</sub> = 4.3 V,	IO = 50 μA		52		dP
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	44			dB
Output noise spectral density	V <sub>I</sub> = 4.3 V,	f = 120 Hz		2		μV/√Hz
	V <sub>I</sub> = 4.3 V,	C <sub>O</sub> = 4.7 μF		265		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF		212		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		135		
PG hysteresis voltage	V <sub>I</sub> = 4.3 V			32		mV
PG output low voltage	V <sub>I</sub> = 2.8 V,	I <sub>PG</sub> = 1.2 mA		0.22		V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



# electrical characteristics, $I_0$ = 10 mA, $\overline{EN}$ = 0 V, $C_0$ = 4.7 $\mu$ F (CSR<sup>†</sup> = 1 $\Omega$ ), $T_J$ = 25°C, SENSE shorted to OUT (unless otherwise noted) (continued)

DADAMETER	TEAT AA	TEST CONDITIONS <sup>‡</sup>			TPS7248Y		
PARAMETER	TEST CO	TEST CONDITIONS+				UNIT	
Output voltage	VI = 5.85 V,	I <sub>O</sub> = 10 mA		4.85		V	
	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 10 mA		10			
Dropout voltage	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 100 mA		90		mV	
	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 250 mA		216			
Pass-element series resistance	$(4.75 V - V_0)/I_0,$ $I_0 = 250 \text{ mA}$	V <sub>I</sub> = 4.75 V,		0.8		Ω	
Output regulation	5.85 V ≤ V <sub>I</sub> ≤ 10 V	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$		43		mV	
Output regulation	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	$I_{O} = 50 \ \mu A$ to 250 mA	55				
Pipple rejection	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 50 μA		53	d		
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA	46			dB	
Output noise spectral density	V <sub>I</sub> = 5.85 V,	f = 120 Hz		2		μV/√Hz	
	VI = 5.85 V,	C <sub>O</sub> = 4.7 μF		370			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF		290		μVrms	
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		168			
PG hysteresis voltage	VI = 5.85 V			50		mV	
PG output low voltage	VI = 4.12 V	I <sub>PG</sub> = 1.2 mA		0.2		V	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER			TPS7250Y			
PARAMETER	TEST CO	NDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA		5		V
	VI = 4.88 V	I <sub>O</sub> = 10 mA		8		
Dropout voltage	V <sub>I</sub> = 4.88 V	I <sub>O</sub> = 100 mA		76		mV
	V <sub>I</sub> = 4.88 V,	I <sub>O</sub> = 250 mA		190		
Pass-element series resistance	$(4.88 V - V_{O})/I_{O},$ $I_{O} = 250 \text{ mA}$	V <sub>I</sub> = 4.88 V,		0.76		Ω
Input regulation	V <sub>I</sub> = 6 V to 10 V,	$50 \ \mu A \le I_O \le 250 \ mA$				mV
	6 V ≤ V <sub>I</sub> ≤ 10 V,	$I_{O} = 5 \text{ mA to } 250 \text{ mA}$			mV	
Output regulation	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$I_{O}$ = 50 $\mu$ A to 250 mA				IIIV
Displa rejection	$V_{I} = 6 V_{,}$	I <sub>O</sub> = 50 μA		52		dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 250 mA		46		uв
Output noise spectral density	V <sub>I</sub> = 6 V,	f = 120 Hz		2		μV/√Hz
	$V_I = 6 V_r$	C <sub>O</sub> = 4.7 μF		390		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF		300		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	175			
PG hysteresis voltage	VI = 6 V	-		50		mV
PG output low voltage	V <sub>I</sub> = 4.25 V,	I <sub>PG</sub> = 1.2 mA		0.19		V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

<sup>‡</sup>Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.




#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**


			FIGURE
le.		vs Output current	5
lq	Quiescent current	vs Input voltage	6
∆lQ <sup>†</sup>	Change in quiescent current	vs Free-air temperature	7
VDO	Dropout voltage	vs Output current	8
ΔV <sub>DO</sub>	Change in dropout voltage	vs Free-air temperature	9
VDO	Dropout voltage (TPS7201 only)	vs Output current	10
<sup>r</sup> DS(on)	Pass-element series resistance	vs Input voltage	11
ΔVO	Change in output voltage	vs Free-air temperature	12
VO	Output voltage	vs Input voltage	13
	Line regulation (TPS7201, TPS7233, TPS7248, TPS7250)		14
	Load regulation (TPS7225, TPS7233, TPS7248, TPS7250)		15
V <sub>O(PG)</sub>	Power-good (PG) voltage	vs Output voltage	16
<sup>r</sup> DS(on)PG	Power-good (PG) on-resistance	vs Input voltage	17
VI	Minimum input voltage for valid PG	vs Free-air temperature	18
	Output voltage response from enable $(\overline{EN})$		19
	Load transient response (TPS7201/TPS7233)		20
	Load transient response (TPS7248/TPS7250)		21
	Line transient response (TPS7201)		22
	Line transient response (TPS7233)		23
	Line transient response (TPS7248/TPS7250)		24
	Ripple rejection	vs Frequency	25
	Output Spectral Noise Density	vs Frequency	26
		vs Output current (C <sub>O</sub> = 4.7 $\mu$ F)	27
	Compensation series resistance (CSR)	vs Added ceramic capacitance (C_O = 4.7 $\mu\text{F})$	28
	Compensation series resistance (CSR)	vs Output current (C <sub>O</sub> = 10 $\mu$ F)	29
		vs Added ceramic capacitance ( $C_O = 10 \ \mu F$ )	30

<sup>†</sup> This symbol is not currently listed within EIA or JEDEC standards for semiconductor symbology.






















Figure 19
























#### **TYPICAL CHARACTERISTICS**



<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



**APPLICATION INFORMATION** 

The design of the TPS72xx family of low-dropout (LDO) regulators is based on the higher-current TPS71xx family. These new families of regulators have been optimized for use in battery-operated equipment and feature extremely low dropout voltages, low supply currents that remain constant over the full-output-current range of the device, and an enable input to reduce supply currents to less than 0.5  $\mu$ A when the regulator is turned off.

#### device operation

The TPS72xx uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over more conventional PNP-pass-element LDO designs. The PMOS transistor is a voltage-controlled device that, unlike a PNP transistor, does not require increased drive current as output current increases. Supply current in the TPS72xx is essentially constant from no-load to maximum.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 1 A; further load increases reduce the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 165°C. Recovery is automatic when the junction temperature drops approximately 5°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A logic high on the enable input,  $\overline{EN}$ , shuts off the output and reduces the supply current to less than 0.5  $\mu$ A.  $\overline{EN}$  should be grounded in applications where the shutdown feature is not used.


Power good (PG) is an open-drain output signal used to indicate output-voltage status. A comparator circuit continuously monitors the output voltage. When the output drops to approximately 95% of its nominal regulated value, the comparator turns on and pulls PG low.

Transient loads or line pulses can also cause activation of PG if proper care is not taken in selecting the input and output capacitors. Load transients that are faster than 5  $\mu$ s can cause a signal on PG if high-ESR output capacitors (greater than approximately 7  $\Omega$ ) are used. A 1- $\mu$ s transient causes a PG signal when using an output capacitor with greater than 3.5  $\Omega$  of ESR. It is interesting to note that the output-voltage spike during the transient can drop well below the reset threshold and still not trip if the transient duration is short. A 1- $\mu$ s transient must drop at least 500 mV below the threshold before tripping the PG circuit. A 2- $\mu$ s transient trips PG at just 400 mV below the threshold. Lower-ESR output capacitors help by reducing the drop in output voltage during a transient and should be used when fast transients are expected.

A typical application circuit is shown in Figure 31.



#### **APPLICATION INFORMATION**



(lixed-voltage options).

#### Figure 31. Typical Application Circuit

#### external capacitor requirements

Although not required, a 0.047- $\mu$ F to 0.1- $\mu$ F ceramic bypass input capacitor, connected between IN and GND and located close to the TPS72xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

An output capacitor is required to stabilize the internal feedback loop. For most applications, a  $10-\mu$ F to  $15-\mu$ F solid-tantalum capacitor with a  $0.5-\Omega$  resistor (see capacitor selection table) in series is sufficient. The maximum capacitor ESR should be limited to  $1.3 \Omega$  to allow for ESR doubling at cold temperatures. Figure 32 shows the transient response of a 5-mA to 85-mA load using a  $10-\mu$ F output capacitor with a total ESR of  $1.7 \Omega$ .

A 4.7- $\mu$ F solid-tantalum capacitor in series with a 1- $\Omega$  resistor may also be used (see Figures 27 and 28) provided the ESR of the capacitor does not exceed 1  $\Omega$  at room temperature and 2  $\Omega$  over the full operating temperature range.



#### APPLICATION INFORMATION




Figure 32. Load Transient Response (CSR total = 1.7 Ω), TPS7248Q

A partial listing of surface-mount capacitors usable with the TPS72xx family is provided below. This information (along with the stability graphs, Figures 27 through 30) is included to assist the designer in selecting suitable capacitors.

#### **CAPACITOR SELECTION**

PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE (H $\times$ L $\times$ W) <sup>†</sup>
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	$1.2\times7.2\times6$
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$

<sup>†</sup> Size is in mm. ESR is maximum resistance in ohms at 100 kHz and  $T_A = 25^{\circ}C$ . Listings are sorted by height.

#### sense-pin connection

SENSE must be connected to OUT for proper operation of the regulator. Normally this connection should be as short as possible; however, remote sense may be implemented in critical applications when proper care of the circuit path is exercised. SENSE internally connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and any noise pickup on the PCB trace will feed through to the regulator output. SENSE must be routed to minimize noise pickup. Filtering SENSE using an RC network is not recommended because of the possibility of inducing regulator instability.



#### APPLICATION INFORMATION

#### output voltage programming

The output voltage of the TPS7201 adjustable regulator is programmed using an external resistor divider as shown in Figure 33. The output voltage is calculated using:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$
(1)

Where:


V<sub>ref</sub> = 1.188 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k $\Omega$  to set the divider current at 7  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \cdot R2$$
(2)

OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	DIVIDER RESISTANCE (kΩ) <sup>†</sup>					
(V)	R1	R2				
2.5	191	169				
3.3	309	169				
3.6	348	169				
4	402	169				
5	549	169				
6.4	750	169				



†1% values shown.

Figure 33. TPS7201 Adjustable LDO Regulator Programming



**APPLICATION INFORMATION** 

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable to avoid damaging the device is 150°C. These restrictions limit the power dissipation that the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\theta}\mathsf{J}\mathsf{A}}$$

Where:

T<sub>J</sub>max is the maximum allowable junction temperature, i.e.,150°C absolute maximum and 125°C recommended operating temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 238°C/W for the 8-terminal TSSOP.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \cdot \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible.

#### regulator protection

The TPS72xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS72xx also features internal current limiting and thermal protection. During normal operation, the TPS72xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7201QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7201Q	Samples
TPS7201QP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS7201QP	Samples
TPS7201QPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7201	Samples
TPS7201QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7201	Samples
TPS7225QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	7225Q	Samples
TPS7225QP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 150	TPS7225QP	Samples
TPS7225QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	PT7225	Samples
TPS7230QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	7230Q	Samples
TPS7230QP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS7230QP	Samples
TPS7230QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7230	Samples
TPS7233QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Samples
TPS7233QDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Samples
TPS7233QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7233Q	Samples
TPS7233QP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS7233QP	Samples
TPS7233QPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS7233QP	Samples
TPS7233QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7233	Samples
TPS7248QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7248Q	Samples

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)		,		
TPS7250QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	Samples
TPS7250QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7250Q	Samples
TPS7250QP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS7250QP	Samples
TPS7250QPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7250	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7201QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7201QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS7225QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7225QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS7230QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS7233QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7233QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS7250QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7250QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

5-Dec-2023



	·	,			·		
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7201QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS7201QPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TPS7225QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS7225QPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TPS7230QPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TPS7233QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS7233QPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TPS7250QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS7250QPWR	TSSOP	PW	8	2000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

#### TUBE



#### - B - Alignment groove width

Device Package Name		Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)	
TPS7201QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7201QP	Р	PDIP	8	50	506	13.97	11230	4.32	
TPS7201QPW	PW	TSSOP	8	150	530	10.2	3600	3.5	
TPS7225QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7225QP	Р	PDIP	8	50	506	13.97	11230	4.32	
TPS7230QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7230QP	Р	PDIP	8	50	506	13.97	11230	4.32	
TPS7233QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7233QDG4	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7233QP	Р	PDIP	8	50	506	13.97	11230	4.32	
TPS7233QPE4	Р	PDIP	8	50	506	13.97	11230	4.32	
TPS7248QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7250QD	D	SOIC	8	75	505.46	6.76	3810	4	
TPS7250QP	Р	PDIP	8	50	506	13.97	11230	4.32	

### D0008A



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



### D0008A

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0008A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### **PW0008A**



### **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



### PW0008A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0008A

## **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated