

Sample &

Buy



#### TPS799L54, TPS799L57

SBVS191B - APRIL 2012 - REVISED AUGUST 2014

# TPS799Lxx 200-mA, Low-Dropout Linear Regulator with Built-In Inrush Current Protection

Technical


Documents

### 1 Features

- 200-mA Low-Dropout Regulator with EN
- Multiple Output Voltage Versions Available:
  - TPS799L: Fixed Outputs of 5.2 V to 6.2 V Using Innovative Factory EEPROM Programming
  - TPS799L57: 5.7-V Output
  - TPS799L54: 5.4-V Output
  - TPS799: Output Options Less Than 5.2 V
- Inrush current Protection with EN Toggle
- Low I<sub>Q</sub>: 40 μA
- High PSRR: 66 dB at 1 kHz
- Stable with a Low-ESR, 2.0-µF Typical Output Capacitance
- Excellent Load and Line Transient Response
- 2% Overall Accuracy (Load, Line, and Temperature)
- Very Low Dropout: 100 mV
- Package: 5-Bump, Thin, 1-mm × 1.37-mm DSBGA

### 2 Applications

- Cellular Phones
- Wireless LAN, Bluetooth<sup>®</sup>
- VCOs, RF
- Handheld Organizers, PDAs



# 3 Description

Tools &

Software

The TPS799L family of low-dropout (LDO), low-power linear regulators offers excellent ac performance with very low ground current. High power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient response are provided while consuming a very low 40-µA (typical) ground current.

Support &

Community

**.**...


The TPS799Lxx is stable with ceramic capacitors and uses an advanced BiCMOS fabrication process to yield a dropout voltage of typically 100 mV at a 200-mA output. The TPS799L uses a precision voltage reference and feedback loop to achieve an overall accuracy of 2% over all load, line, process, and temperature variations. The TPS799L features inrush current protection when the EN toggle is used to start the device, immediately clamping the current.

All devices are fully specified over the temperature range of  $T_J = -40^{\circ}$ C to 125°C, and offered in a low-profile, die-sized ball grid array (DSBGA) package, ideal for wireless handsets and WLAN cards.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS799Lxx	DSBGA (5)	1.57 mm × 1.20 mm	

(1) For all available packages, see the package option addendum at the end of the datasheet.



2

# **Table of Contents**

1	Feat	tures 1					
2	Applications 1						
3	Des	cription 1					
4	Rev	ision History 2					
5	Pin	Configuration and Functions 3					
6	Spe	cifications 4					
	6.1	Absolute Maximum Ratings 4					
	6.2	Handling Ratings 4					
	6.3	Recommended Operating Conditions 4					
	6.4	Thermal Information 4					
	6.5	Electrical Characteristics 5					
	6.6	Typical Characteristics 6					
7	Deta	ailed Description					
	7.1	Overview					
	7.2	Functional Block Diagram 9					
	7.3	Feature Description 10					
	7.4	Device Functional Modes 10					

8	Appl	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
	8.3	Do's and Don'ts	12
9	Pow	er-Supply Recommendations	12
10	Layo	out	13
	10.1	Layout Guidelines	13
	10.2	Layout Example	14
11	Devi	ice and Documentation Support	15
	11.1	Device Support	15
	11.2	Documentation Support	15
	11.3	Related Links	15
	11.4	Trademarks	15
	11.5	Electrostatic Discharge Caution	15
	11.6	Glossary	1 <mark>6</mark>
12		hanical, Packaging, and Orderable mation	16

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	anges from Revision A (July 2012) to Revision B Page				
•	Changed document format; added new sections and moved existing sections	1			
•	Added TPS799L54 device to data sheet	1			
•	Changed WCSP package name to DSBGA throughout data sheet	1			
•	Changed free-air to junction in Absolute Maximum Ratings table conditions	4			
•	Changed free-air to junction in Recommended Operating Conditions table conditions	4			
•	Deleted Start-up time symbol	5			

#### Changes from Original (April 2012) to Revision A


Deleted Figure 19	13
-------------------	----

www.ti.com

Page



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN			
NAME NO.		I/O	DESCRIPTION
EN	A1	I	Driving this pin high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
GND	B2	—	Ground
IN	C3	I	Input supply
NR	A3	_	Noise reduction; connecting this pin to an external capacitor bypasses noise generated by the internal band gap. This capacitor allows output noise to be reduced to very low levels.
OUT	C1	Ο	Output of the regulator. To assure stability, a small ceramic capacitor (total typical capacitance $\ge 2.0 \ \mu\text{F}$ ) is required from this pin to ground.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	IN	-0.3	7.0	V
Voltage <sup>(2)</sup>	EN	-0.3	V <sub>IN</sub> + 0.3	V
	OUT	-0.3	V <sub>IN</sub> + 0.3	V
Current	OUT	Interna	lly limited	mA
Temperature	Operating virtual junction, T <sub>J</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temp	-55	150	°C	
V	, Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2000	2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-500	500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	2.7	6.5	V
I <sub>OUT</sub>	Output current	0.5	200	mA
TJ	Operating junction temperature	-40	125	°C

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	YZY (DSBGA)	UNIT
		5 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	143.3	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	1.1	
$R_{\theta J B}$	Junction-to-board thermal resistance	84.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	84.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3$  V or 2.7 V, whichever is greater;  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2 \ \mu$ F,  $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>			2.7		6.5	V
	Output voltage range			5.2		6.2	V
V <sub>OUT</sub>	Output accuracy, nominal	$T_J = 25^{\circ}C$		-1.0%		1.0%	
•001	Output accuracy <sup>(1)</sup> Over V <sub>IN</sub> , I <sub>OUT</sub> , temperature	V <sub>OUT</sub> + 0.3 V ≤ V <sub>IN</sub> ≤ 6.5 V 500 µA ≤ I <sub>OUT</sub> ≤ 200 mA		-2.0%	±1.0%	2.0%	
$\Delta V_{O(\Delta VI)}$	Line regulation <sup>(1)</sup>	$V_{OUT(NOM)}$ + 0.3 V $\leq$ V <sub>IN</sub> $\leq$ 6.5 V	/		0.02		%/V
$\Delta V_{O(\Delta IO)}$	Load regulation	500 μA ≤ I <sub>OUT</sub> ≤ 200 mA			0.002		%/mA
V <sub>DO</sub>	Dropout voltage ( $V_{IN} = V_{OUT(NOM)} - 0.1 V$ )	V <sub>OUT</sub> ≥ 3.3 V, I <sub>OUT</sub> = 200 mA			90	160	mV
I <sub>LIM</sub>	Output current limit <sup>(2)</sup>	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		220	340	600	mA
I <sub>GND</sub>	Ground pin current	500 µA ≤ I <sub>OUT</sub> ≤ 200 mA			40	60	μA
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )	$V_{EN} \le 0.4 \text{ V}, 2.7 \text{ V} \le V_{IN} \le 6.5 \text{ V}$	/		0.15	1.0	μA
	Power-supply rejection ratio	$V_{IN} = 6.5 \text{ V}, V_{OUT} = 2.85 \text{ V},$ $C_{NR} = 0.01 \mu\text{F}, \text{ I}_{OUT} = 100 \text{ mA}$	f = 100 Hz		70		dB
PSRR			f = 1 kHz		66		dB
PORK			f = 10 kHz		51		dB
			f = 100 kHz		38		dB
V	Output noise voltage	BW = 10 Hz to 100 kHz	$C_{NR} = 0.01 \ \mu F$	10	.5 × V <sub>OUT</sub>		$\mu V_{RMS}$
V <sub>N</sub>			$C_{NR} = none$	9	94 × V <sub>OUT</sub>		$\mu V_{RMS}$
	Start-up time	V <sub>OUT</sub> = 5.7 V,	$C_{NR} = 0.01 \ \mu F$		90		μs
		$R_L = 28 \Omega$ , $C_{OUT} = 2.2 \mu F$	$C_{NR} = none$		95		μs
V <sub>EN(HI)</sub>	Enable high (enabled)			1.2		V <sub>IN</sub>	V
V <sub>EN(LO)</sub>	Enable low (shutdown)					0.4	V
I <sub>EN(HI)</sub>	Enable pin current, enabled	$V_{EN} = V_{IN} = 6.5 V$			0.03	1.0	μA
	Thermal shutdown	Shutdown, temperature increas	sing		165		°C
T <sub>sd</sub>	temperature	Reset, temperature decreasing			145		°C
TJ	Operating junction temperature			-40		125	°C
UVLO	Undervoltage lockout	V <sub>IN</sub> rising		1.90	2.20	2.65	V
UVLO	Hysteresis	V <sub>IN</sub> falling			70		mV

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.7 V, whichever is greater. (2) The TPS799Lxx has a peak current clamp during EN toggle start-up.



### 6.6 Typical Characteristics


Over operating temperature range ( $T_J$ = -40°C to 125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3$  V or 2.7 V, whichever is greater;  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2 \ \mu$ F, and  $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. Typical values are at  $T_J = 25$ °C.



Copyright © 2012–2014, Texas Instruments Incorporated




### **Typical Characteristics (continued)**



Over operating temperature range ( $T_J$ = -40°C to 125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3$  V or 2.7 V, whichever is greater;  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2 \ \mu$ F, and  $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. Typical values are at  $T_J = 25$ °C.

## **Typical Characteristics (continued)**

Over operating temperature range (T<sub>J</sub>= -40°C to 125°C), V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V or 2.7 V, whichever is greater; I<sub>OUT</sub> = 1 mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2 \ \mu$ F, and  $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.



Copyright © 2012-2014, Texas Instruments Incorporated




## 7 Detailed Description

### 7.1 Overview

The TPS799Lxx family of low-dropout (LDO) regulators combines the high performance required of many RF and precision analog applications with ultralow current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection at very low headroom ( $V_{IN} - V_{OUT}$ ). A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. The combination of high performance and low ground current also make these devices an excellent choice for portable applications. All versions have thermal and overcurrent protection, and are fully specified from –40°C to 125°C.

The TPS799Lxx family also features inrush current protection with an EN toggle start-up, and overshoot detection at the output. When the EN toggle is used to start the device, current limit protection is immediately activated, restricting the inrush current to the device (see Figure 16). If voltage at the output overshoots 5% from the nominal value, a pull-down resistor reduces the voltage to normal operating conditions, as shown in the *Functional Block Diagram*.

### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The TPS799Lxx internal current limit helps protect the regulator during fault conditions. In current limit mode, the output sources a fixed amount of current that is largely independent of the output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

The PMOS pass element in the TPS799Lxx has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited; therefore, if extended reverse voltage operation is anticipated, external limiting may be required.

#### 7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

#### 7.3.3 Start Up

The TPS799Lxx uses a start-up circuit to quickly charge the noise reduction capacitor,  $C_{NR}$ , if present (see the *Functional Block Diagram*). This circuit allows for the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage  $C_{NR}$  capacitor must be used; most ceramic capacitors are appropriate for this configuration.

Note that for fastest start-up, apply  $V_{IN}$  first, and then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. The start-up switch is closed for approximately 135 µs. To ensure that  $C_{NR}$  is fully charged during start-up, use a 0.01-µF or smaller capacitor.

#### 7.3.4 Undervoltage Lockout (UVLO)

The TPS799Lxx uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that undershoot transients are typically ignored on the input if these transients are less than 50 µs in duration.

### 7.4 Device Functional Modes

Driving EN over 1.2 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode, thus reducing the operating current to 150 nA, nominal.



### 8 Application and Implementation

### 8.1 Application Information

The TPS799Lxx family of LDO regulators provides high PSRR while maintaining ultralow current consumption. The family also features inrush current protection and overshoot detection at the output.

## 8.2 Typical Application

Figure 17 shows the basic circuit connections.




Figure 17. Typical Application Circuit

#### 8.2.1 Design Requirements

#### 8.2.1.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a  $0.1-\mu$ F to  $1-\mu$ F low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located several inches from the power source. If source impedance is not sufficiently low, a  $0.1-\mu$ F input capacitor may be necessary to ensure stability.

The TPS799Lxx is designed to be stable with standard ceramic capacitors with values of 2.2  $\mu$ F or greater. X5Rand X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR must be less than 1.0  $\Omega$ .

#### 8.2.1.2 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise-reduction capacitor ( $C_{NR}$ ) is used with the TPS799Lxx, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- $\mu$ F noise reduction capacitor. To further optimize noise, equivalent series resistance of the output capacitor can be set to approximately 0.2  $\Omega$ . This configuration maximizes phase margin in the control loop, reducing total output noise by up to 10%.

Noise can be referred to the feedback point; with  $C_{NR} = 0.01 \ \mu F$  total noise is approximately given by Equation 1:

$$V_{\rm N} = \frac{10.5\mu V_{\rm RMS}}{V} \times V_{\rm OUT}$$

### 8.2.1.3 Dropout Voltage

The TPS799Lxx uses a PMOS pass transistor to achieve a low dropout voltage. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in its linear region of operation and  $r_{DS(on)}$  of the PMOS pass element is the input-to-output resistance. Because the PMOS device behaves like a resistor in dropout,  $V_{DO}$  approximately scales with the output current.

As with any linear regulator, PSRR degrades as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is illustrated in Figure 8 through Figure 13 in the *Typical Characteristics* section.

Copyright © 2012–2014, Texas Instruments Incorporated



### **Typical Application (continued)**

#### 8.2.1.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude, but increases the duration of the transient response. The transient response of the TPS799Lxx is enhanced by an active pull-down device that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pull-down device behaves like a  $350-\Omega$  resistor to ground.

#### 8.2.1.5 Minimum Load


The TPS799Lxx is stable with no output load. To meet the specified accuracy, a minimum load of 500  $\mu$ A is required. With loads less than 500  $\mu$ A at junction temperatures near 125°C, the output can drift up enough to cause the output pull-down device to turn on. The output pull-down device limits voltage drift to 5% typically; however, ground current can increase by approximately 50  $\mu$ A. In typical applications, the junction cannot reach high temperatures at light loads because there is no noticeable dissipated power. The specified ground current is then valid at no load in most applications.

#### 8.2.2 Detailed Design Procedure

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

#### 8.2.3 Application Curves



### 8.3 Do's and Don'ts

Do place at least one 2.2-µF ceramic capacitor as close as possible to the OUT terminal of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do connect a  $0.1-\mu$ F to  $1.0-\mu$ F low equivalent series resistance (ESR) capacitor across the IN terminal and GND input of the regulator.

Do not exceed the absolute maximum ratings.

### 9 Power-Supply Recommendations

These devices are designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



### 10 Layout

### **10.1 Layout Guidelines**

#### **10.1.1** Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), design the board with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, connect the bypass capacitor directly to the GND pin of the device.

#### 10.1.2 Thermal Information

#### 10.1.2.1 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage resulting from overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS799Lxx is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the device into thermal shutdown degrades device reliability.

#### 10.1.2.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the head from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table near the front of this data sheet. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}\right) \cdot \mathsf{I}_{\mathsf{OUT}}$$


(2)


### 10.1.2.3 Package Mounting

Solder pad footprint recommendations for the TPS799Lxx are available from the Texas Instruments' web site at www.ti.com.



## 10.2 Layout Example







### **11** Device and Documentation Support

#### **11.1 Device Support**

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS799Lxx. This EVM, the TPS799xx evaluation module, can be requested at the Texas Instruments web site through the product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS799Lxx is available through the product folders under simulation models.

#### 11.1.2 Device Nomenclature

#### Table 1. Device Nomenclature<sup>(1)</sup>

PRODUCT	V <sub>out</sub>
TPS799L <b>xx <i>yyy z</i></b>	<ul><li>XX is nominal output voltage (for example, 57 = 5.7 V).</li><li>YYY is package designator.</li><li>Z is package quantity.</li></ul>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation, see the following user guide:

TPS799XXEVM-105 Evaluation Module. SLVU130

#### 11.3 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
TPS799L54	Click here	Click here	Click here	Click here	Click here					
TPS799L57	Click here	Click here	Click here	Click here	Click here					

#### Table 2. Related Links

### 11.4 Trademarks

Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

#### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### 11.6 Glossary

#### SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TPS799L57YZY (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- C. NanoStar™ package configuration.
- The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
- E. This package contains Pb-free balls.

#### NanoStar is a trademark of Texas Instruments





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS799L54YZYR	ACTIVE	DSBGA	YZY	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GF	Samples
TPS799L54YZYT	ACTIVE	DSBGA	YZY	5	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	GF	Samples
TPS799L57YZYR	ACTIVE	DSBGA	YZY	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YF	Samples
TPS799L57YZYT	ACTIVE	DSBGA	YZY	5	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	YF	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS799L54YZYR	DSBGA	YZY	5	3000	180.0	8.4	1.08	1.45	0.61	2.0	8.0	Q1
TPS799L54YZYT	DSBGA	YZY	5	250	180.0	8.4	1.08	1.45	0.61	2.0	8.0	Q1
TPS799L57YZYR	DSBGA	YZY	5	3000	180.0	8.4	1.08	1.45	0.61	2.0	8.0	Q1
TPS799L57YZYT	DSBGA	YZY	5	250	180.0	8.4	1.08	1.45	0.61	2.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Apr-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS799L54YZYR	DSBGA	YZY	5	3000	182.0	182.0	20.0
TPS799L54YZYT	DSBGA	YZY	5	250	182.0	182.0	20.0
TPS799L57YZYR	DSBGA	YZY	5	3000	182.0	182.0	20.0
TPS799L57YZYT	DSBGA	YZY	5	250	182.0	182.0	20.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated