TPS7A8101 Low-Noise, Wide-Bandwidth, High PSRR, Low-Dropout 1-A Linear Regulator

1 Features
- Low-Dropout 1-A Regulator with Enable
- Adjustable Output Voltage: 0.8 V to 6 V
- Wide-Bandwidth High PSRR:
  - 80 dB at 1 kHz
  - 60 dB at 100 kHz
  - 54 dB at 1 MHz
- Low Noise: 23.5 μVRMS typical (100 Hz to 100 kHz)
- Stable with a 4.7-μF Capacitance
- Excellent Load and Line Transient Response
- 3% Overall Accuracy (Over Load, Line, Temperature)
- Overcurrent and Overtemperature Protection
- Very Low Dropout: 170 mV Typical at 1 A
- Package: 3-mm × 3-mm SON-8

2 Applications
- Telecom Infrastructure
- Audio
- High-Speed I/F (PLL and VCO)

3 Description
The TPS7A8101 low-dropout linear regulator (LDO) offers very good performance in noise and power-supply rejection ratio (PSRR) at the output. This LDO uses an advanced BiCMOS process and a PMOSFET pass device to achieve very low noise, excellent transient response, and excellent PSRR performance.

The TPS7A8101 device is stable with a 4.7-μF ceramic output capacitor, and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations.

This device is fully specified over the temperature range of \( T_J = -40°C \) to 125°C and is offered in a 3-mm × 3-mm, SON-8 package with a thermal pad.

Device Information\(^{(1)}\)

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS7A8101</td>
<td>SON (8)</td>
<td>3.00 mm × 3.00 mm</td>
</tr>
</tbody>
</table>

\( ^{(1)} \) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit
Table of Contents

1 Features ................................................................. 1
2 Applications .......................................................... 1
3 Description ............................................................ 1
4 Revision History ...................................................... 2
5 Pin Configuration and Functions ............................. 3
6 Specifications .......................................................... 4
   6.1 Absolute Maximum Ratings .............................. 4
   6.2 ESD Ratings ..................................................... 4
   6.3 Recommended Operating Conditions .................. 4
   6.4 Thermal Information ........................................ 4
   6.5 Electrical Characteristics ................................. 5
   6.6 Typical Characteristics ..................................... 6
7 Detailed Description ................................................ 11
   7.1 Overview ....................................................... 11
   7.2 Functional Block Diagram ............................... 11
   7.3 Feature Description ......................................... 11
   7.4 Device Functional Modes ................................. 12
8 Application and Implementation .............................. 13
9 Power Supply Recommendations ............................ 15
10 Layout ................................................................. 16
    10.1 Layout Guidelines ......................................... 16
    10.2 Layout Example ............................................ 16
    10.3 Thermal Protection ......................................... 16
    10.4 Power Dissipation ......................................... 17
    10.5 Estimating Junction Temperature ..................... 17
11 Device and Documentation Support .......................... 19
    11.1 Device Support ............................................. 19
    11.2 Documentation Support .................................. 19
    11.3 Community Resources .................................... 19
    11.4 Trademarks ................................................. 19
    11.5 Electrostatic Discharge Caution ....................... 19
    11.6 Glossary .................................................... 19
12 Mechanical, Packaging, and Orderable Information .... 19

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2012) to Revision B  Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ................................................................. 1

Changes from Original (December 2011) to Revision A  Page
• Added new footnote 2 to Thermal Information table, changed footnote 3 ................................................................. 4
## Pin Configuration and Functions

### DRB PACKAGE
8-Pin SON With Exposed Thermal Pad
Top View

<table>
<thead>
<tr>
<th>Pin Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PIN</strong></td>
</tr>
<tr>
<td><strong>NAME</strong></td>
</tr>
<tr>
<td>EN</td>
</tr>
<tr>
<td>FB</td>
</tr>
<tr>
<td>GND</td>
</tr>
<tr>
<td>IN</td>
</tr>
<tr>
<td>NR</td>
</tr>
<tr>
<td>OUT</td>
</tr>
<tr>
<td>2</td>
</tr>
</tbody>
</table>

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: TPS7A8101
6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).\(^{(1)}\)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN</td>
<td>–0.3</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>FB, NR</td>
<td>–0.3</td>
<td>3.6</td>
<td></td>
</tr>
<tr>
<td>EN</td>
<td>–0.3</td>
<td>V(_{IN} + 0.3)(^{(2)})</td>
<td></td>
</tr>
<tr>
<td>OUT</td>
<td>–0.3</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>Current</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT</td>
<td>Internally Limited</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating virtual junction, T(_J)</td>
<td>–55</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage, T(_{STG})</td>
<td>–55</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\(^{(2)}\) \(V_{EN}\) absolute maximum rating is \(V_{IN} + 0.3\) V or +7 V, whichever is smaller.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>(V_{(ESD)})</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrostatic discharge</td>
<td>Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(^{(1)})</td>
<td>±2000</td>
</tr>
<tr>
<td></td>
<td>Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(^{(2)})</td>
<td>±500</td>
</tr>
</tbody>
</table>

\(^{(1)}\) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

\(^{(2)}\) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_I)</td>
<td>2.2</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>(I_O)</td>
<td>0</td>
<td>1</td>
<td>A</td>
</tr>
<tr>
<td>(T_A)</td>
<td>–40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPS7A8101 DRV (SON)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R_{JA})</td>
<td>47.8</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{JC(top)})</td>
<td>53.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{JB})</td>
<td>23.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_JT)</td>
<td>1</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_{JB})</td>
<td>23.5</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{JC(bot)})</td>
<td>7.4</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

\(^{(1)}\) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^\circ C$ to $+125^\circ C$, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.2 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = 2.2$ V, $C_{OUT} = 4.7$ $\mu$F, $C_{NR} = 0.01$ $\mu$F, and $C_{BYPASS} = 0$ $\mu$F, unless otherwise noted. TPS7A8101 is tested at $V_{OUT} = 0.8$ V and $V_{OUT} = 6$ V. Typical values are at $T_J = 25^\circ C$.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN}$ Input voltage range(1)</td>
<td></td>
<td></td>
<td>2.2</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>$V_{NR}$ Internal reference</td>
<td></td>
<td></td>
<td>0.79</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OUT}$ Output voltage range</td>
<td>$V_{OUT} + 0.5$ V ≤ $V_{IN}$ ≤ 6 V, $V_{IN} ≥ 2.5$ V, 100 mA ≤ $I_{OUT}$ ≤ 500 mA, 0°C ≤ $T_J$ ≤ 85°C</td>
<td>-2%</td>
<td>2%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DO}$ Dropout voltage(2)</td>
<td>$V_{OUT} + 0.5$ V ≤ $V_{IN}$ ≤ 6.5 V, $V_{IN} ≥ 2.2$ V, 100 mA ≤ $I_{OUT}$ ≤ 1 A</td>
<td>-3%</td>
<td>±0.3%</td>
<td>3%</td>
<td></td>
</tr>
<tr>
<td>$I_{LIM}$ Output current limit</td>
<td>$V_{OUT} = 0.85 \times V_{OUT(NOM)}$, $V_{IN} ≥ 3.3$ V</td>
<td>1100</td>
<td>1400</td>
<td>2000</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{GND}$ Ground pin current</td>
<td>$I_{OUT} = 1$ mA</td>
<td></td>
<td>60</td>
<td>100</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{SHDN}$ Shutdown current (I_{GND})</td>
<td>$V_{EN} ≤ 0.4$ V, $V_{IN} ≥ 2.2$ V, $R_L = 1$ kΩ, $0°C ≤ T_J ≤ 85°C$</td>
<td>0.2</td>
<td>2</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$I_{FB}$ Feedback pin current</td>
<td>$V_{IN} = 6.5$ V, $V_{FB} = 0.8$ V</td>
<td>0.02</td>
<td>1</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>PSRR Power-supply rejection ratio</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>$V_{IN}$ Output noise voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$\mu$V/$m$A</td>
</tr>
<tr>
<td>$V_{EN(HI)}$ Enable high (enabled)</td>
<td>$2.2$ V ≤ $V_{IN}$ ≤ 3.6 V, $R_L = 1$ kΩ</td>
<td>1.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{EN(LO)}$ Enable low (shutdown)</td>
<td>$3.6$ V ≤ $V_{IN}$ ≤ 6.5 V, $R_L = 1$ kΩ</td>
<td>1.35</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{EN(HI)}$ Enable pin current, enabled</td>
<td>$V_{IN} = 6.5$ V</td>
<td>0.02</td>
<td>1</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$t_{STR}$ Start-up time</td>
<td></td>
<td></td>
<td>80</td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>UVLO Undervoltage lockout</td>
<td></td>
<td></td>
<td>1.86</td>
<td>2</td>
<td>2.10</td>
</tr>
<tr>
<td>$T_{SP}$ Thermal shutdown temperature</td>
<td></td>
<td></td>
<td>75</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$T_J$ Operating junction temperature</td>
<td></td>
<td></td>
<td>160</td>
<td>140</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.2 V, whichever is greater.
(2) The TPS7A8101 does not include external resistor tolerances and it is not tested at this condition: $V_{OUT} = 0.8$ V, 4.5V ≤ $V_{IN}$ ≤ 6.5 V, and 750 mA ≤ $I_{OUT}$ ≤ 1 A because the power dissipation is greater than the maximum rating of the package.
(3) $V_{DO}$ is not measured for fixed output voltage devices with $V_{OUT} < 1.7$ V because minimum $V_{IN} = 2.2$ V.
6.6 Typical Characteristics

At $V_{\text{Nom}} = 3.3\, \text{V}$, $V_i = V_{\text{Nom}} + 0.5\, \text{V}$ or $2.2\, \text{V}$ (whichever is greater), $I_O = 100\, \text{mA}$, $V_{\text{EN}} = V_i$, $C_{\text{IN}} = 1\, \mu\text{F}$, $C_{\text{OUT}} = 4.7\, \mu\text{F}$, and $C_{\text{NR}} = 0.01\, \mu\text{F}$; all temperature values refer to $T_J$, unless otherwise noted.

**Figure 1. Load Regulation**

![Graph showing load regulation](image1)

**Figure 2. Load Regulation Under Light Loads**

![Graph showing load regulation under light loads](image2)

**Figure 3. Line Regulation**

![Graph showing line regulation](image3)

**Figure 4. Line Regulation Under Light Loads**

![Graph showing line regulation under light loads](image4)

**Figure 5. Dropout Voltage vs Input Voltage**

![Graph showing dropout voltage vs input voltage](image5)

**Figure 6. Dropout Voltage vs Input Voltage**

![Graph showing dropout voltage vs input voltage](image6)
Typical Characteristics (continued)

At $V_{\text{nom}} = 3.3$ V, $V_i = V_{\text{nom}} + 0.5$ V or 2.2 V (whichever is greater), $I_o = 100$ mA, $V_{\text{(EN)}} = V_i$, $C_{\text{(IN)}} = 1 \mu$F, $C_{\text{(OUT)}} = 4.7 \mu$F, and $C_{\text{(NR)}} = 0.01 \mu$F; all temperature values refer to $T_J$, unless otherwise noted.

\begin{align*}
I_o &= 500 \text{ mA} \\
V_i &= 3.6 \text{ V} \\
V_o &= 0.8 \text{ V} \\
I_o &= 750 \text{ mA} \\
I_o &= 5 \text{ mA} \\
V_{\text{(EN)}} &= 0.4 \text{ V} \\
V_i &= 2.2 \text{ V} \\
V_i &= 5 \text{ V} \\
V_i &= 2.5 \text{ V} \\
V_i &= 5.5 \text{ V} \\
V_i &= 3 \text{ V} \\
V_i &= 6 \text{ V} \\
V_i &= 3.3 \text{ V} \\
V_i &= 6.6 \text{ V} \\
\end{align*}
Typical Characteristics (continued)

At \( V_{\text{Onom}} = 3.3 \text{ V}, V_i = V_{\text{Onom}} + 0.5 \text{ V} \) or 2.2 \text{ V} (whichever is greater), \( I_o = 100 \text{ mA}, V_{\text{EN}} = V_i, C_{\text{IN}} = 1 \text{ \mu F}, C_{\text{OUT}} = 4.7 \text{ \mu F}, \) and \( C_{\text{NR}} = 0.01 \text{ \mu F}; \) all temperature values refer to \( T_J, \) unless otherwise noted.

\[ V_o = V_i - 0.5 \text{ V} \]

![Figure 13. Current Limit vs Temperature](image1)

\[ V_i - V_o = 1 \text{ V} \]
\[ C_{\text{IN}} = 0 \text{ F} \]
\[ C_{\text{OUT}} = 10 \text{ \mu F} \]
\[ C_{\text{NR}} = C_{\text{BYPASS}} = 470 \text{ nF} \]

![Figure 14. PSRR vs Frequency](image2)

\[ V_i - V_o = 0.5 \text{ V} \]
\[ C_{\text{IN}} = 0 \text{ F} \]
\[ C_{\text{OUT}} = 10 \text{ \mu F} \]
\[ C_{\text{NR}} = C_{\text{BYPASS}} = 470 \text{ nF} \]

![Figure 15. PSRR vs Frequency](image3)

\[ V_i - V_o = 1 \text{ V} \]
\[ C_{\text{IN}} = 0 \text{ F} \]
\[ C_{\text{OUT}} = 10 \text{ \mu F} \]
\[ C_{\text{NR}} = C_{\text{BYPASS}} = 470 \text{ nF} \]

![Figure 16. PSRR vs Frequency](image4)

\[ V_i - V_o = 0.5 \text{ V} \]
\[ C_{\text{IN}} = 0 \text{ F} \]
\[ C_{\text{OUT}} = 10 \text{ \mu F} \]
\[ C_{\text{NR}} = C_{\text{BYPASS}} = 470 \text{ nF} \]

![Figure 17. PSRR vs Frequency](image5)

\[ V_i - V_o = 1 \text{ V} \]
\[ C_{\text{IN}} = 0 \text{ F} \]
\[ C_{\text{OUT}} = 10 \text{ \mu F} \]
\[ C_{\text{NR}} = C_{\text{BYPASS}} = 470 \text{ nF} \]

![Figure 18. PSRR vs Frequency](image6)
Typical Characteristics (continued)

At $V_{\text{ONOM}} = 3.3\,\text{V}$, $V_i = V_{\text{ONOM}} + 0.5\,\text{V}$ or $2.2\,\text{V}$ (whichever is greater), $I_o = 100\,\text{mA}$, $I_i = V_i$, $C_{\text{(IN)}} = 1\,\mu\text{F}$, $C_{\text{(OUT)}} = 4.7\,\mu\text{F}$, and $C_{\text{(NR)}} = 0.01\,\mu\text{F}$; all temperature values refer to $T_J$, unless otherwise noted.

Figure 19. PSRR vs Dropout Voltage

Figure 20. PSRR vs Dropout Voltage

Figure 21. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))

Figure 22. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))

Figure 23. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))

Figure 24. Output Spectral Noise Density vs Frequency (RMS noise (100 Hz to 100 kHz))
Typical Characteristics (continued)

At $V_{\text{Nom}} = 3.3$ V, $V_I = V_{\text{Nom}} + 0.5$ V or 2.2 V (whichever is greater), $I_O = 100$ mA, $V_{\text{(EN)}} = V_I$, $C_{\text{(IN)}} = 1$ µF, $C_{\text{(OUT)}} = 4.7$ µF, and $C_{\text{(NR)}} = 0.01$ µF; all temperature values refer to $T_J$, unless otherwise noted.

**Figure 25. Start-up Time vs Noise Reduction Capacitance**

Using the same value of $C_{\text{(NR)}}$ and $C_{\text{(BYPASS)}}$ in the X-Axis

**Figure 26. Line Transient Response**

$I_O = 500$ mA

**Figure 27. Load Transient Response**

$I_O = 100$ mA $\rightarrow$ 1 A $\rightarrow$ 100 mA

**Figure 28. Enable Pulse Response, see (1) in Figure 29**

$R_L = 33$ Ω, $C_{\text{(OUT)}} = 10$ µF, $C_{\text{(IN)}} = 10$ µF, $C_{\text{(BYPASS)}} = 470$ nF

(1) The internal reference requires approximately 80 ms of rampup time (see Start-Up) from the enable event; therefore, $V_O$ fully reaches the target output voltage of 3.3 V in 80 ms from start-up.

**Figure 29. Power-Up and Power-Down Response**

$R_L = 33$ Ω, $C_{\text{(NR)}} = 470$ nF, $C_{\text{(BYPASS)}} = 470$ nF
7 Detailed Description

7.1 Overview
The TPS7A8101 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom \((V_i – V_o)\). A noise-reduction capacitor \((C_{NR})\) at the NR pin and a bypass capacitor \((C_{BYPASS})\) decrease noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from –40°C to 125°C.

7.2 Functional Block Diagram

![Functional Block Diagram](image)

Figure 30. Functional Block Diagram

7.3 Feature Description

7.3.1 Internal Current Limit
The TPS7A8101 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS7A8101 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

7.3.2 Shutdown
The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.
Feature Description (continued)

7.3.3 Start-Up

Through a lower resistance, the bandgap reference can quickly charge the noise reduction capacitor (C\textsubscript{NR}). The TPS7A8101 has a quick-start circuit to quickly charge C\textsubscript{NR}, if present; see the . At start-up, this quick-start switch is closed, with only 33 kΩ of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 100 ms after any device enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 kΩ) to form a very good low-pass (RC) filter. This low-pass filter achieves very good noise reduction for the reference voltage.

Inrush current can be a problem in many applications. The 33-kΩ resistance during the start-up period is intentionally put there to slow down the reference voltage ramp up, thus reducing the inrush current. For example, the capacitance of connecting the recommended C\textsubscript{NR} value of 0.47 μF along with the 33-kΩ resistance causes approximately 80-ms RC delay. Start-up time with the other C\textsubscript{NR} values can be calculated as:

\[
t\text{STR (s)} = 170,000 \times C\text{NR (F)}
\]  

Although the noise reduction effect is nearly saturated at 0.47 μF, connecting a C\textsubscript{NR} value greater than 0.47 μF can help reduce noise slightly more; however, start-up time will be extremely long because the quick-start switch opens after approximately 100 ms. That is, if C\textsubscript{NR} is not fully charged during this 100-ms period, C\textsubscript{NR} finishes charging through a higher resistance of 250 kΩ, and takes much longer to fully charge.

A low leakage C\textsubscript{NR} should be used; most ceramic capacitors are suitable.

7.3.4 Undervoltage Lock-Out (UVLO)

The TPS7A8101 uses an undervoltage lock-out circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than 50-μs duration.

7.4 Device Functional Modes

Driving the EN pin over 1.2 V for V\textsubscript{I} from 2.2 V to 3.6 V or 1.35 V for V\textsubscript{I} from 3.6 V to 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02 μA typically.
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
The TPS7A8101 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) at very low headroom (\(V_{IN} - V_{OUT}\)). A noise reduction capacitor (\(C_{NR}\)) at the NR pin and a bypass capacitor (\(C_{BYPASS}\)) bypass noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40°C to 125°C.

8.1.1 Recommended Component Values

Table 1. Recommended Capacitor Values

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>NAME</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C_{IN})</td>
<td>Input capacitor</td>
<td>10 µF</td>
</tr>
<tr>
<td>(C_{OUT})</td>
<td>Output capacitor</td>
<td>10 µF</td>
</tr>
<tr>
<td>(C_{NR})</td>
<td>Noise reduction capacitor between NR and GND</td>
<td>470 nF</td>
</tr>
<tr>
<td>(C_{BYPASS})</td>
<td>Noise reduction capacitor across (R_1)</td>
<td>470 nF</td>
</tr>
</tbody>
</table>

Table 2. Recommended Feedback Resistor Values for Common Output Voltages

<table>
<thead>
<tr>
<th>(V_{OUT})</th>
<th>(R_1)</th>
<th>(R_2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.8 V</td>
<td>0 Ω (Short)</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>1 V</td>
<td>2.49 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>1.2 V</td>
<td>4.99 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>1.5 V</td>
<td>8.87 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>1.8 V</td>
<td>12.5 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>2.5 V</td>
<td>21 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>3.3 V</td>
<td>30.9 kΩ</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>5 V</td>
<td>52.3 kΩ</td>
<td>10 kΩ</td>
</tr>
</tbody>
</table>

8.2 Typical Application

Figure 31 illustrates the connections for the device.

Figure 31. Typical Application Circuit
Typical Application (continued)

8.2.1 Design Requirements

8.2.1.1 Dropout Voltage

The TPS7A8101 uses a PMOS pass transistor to achieve low dropout. When \((V_{IN} - V_{OUT})\) is less than the dropout voltage \((V_{DO})\), the PMOS pass device is in its linear region of operation and the input-to-output resistance is the \(R_{DS(ON)}\) of the PMOS pass element. \(V_{DO}\) scales approximately with output current because the PMOS device in dropout behaves the same way as a resistor.

As with any linear regulator, PSRR and transient response are degraded as \((V_{IN} - V_{OUT})\) approaches dropout. This effect is shown in Figure 19 and Figure 20 in the Typical Characteristics section.

8.2.1.2 Minimum Load

The TPS7A8101 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS7A8101 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-μF to 1-μF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1-μF input capacitor may be necessary to ensure stability.

The TPS7A8101 is designed to be stable with standard ceramic capacitors of capacitance values 4.7 μF or larger. This device is evaluated using a 10-μF ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm × 1.25 mm).

X5R- and X7R-type capacitors are highly recommended because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1 Ω.

8.2.2 Detailed Design Procedure

The voltage on the FB pin sets the output voltage and is determined by the values of \(R_1\) and \(R_2\). The values of \(R_1\) and \(R_2\) can be calculated for any voltage using the formula given in Equation 2:

\[
V_{OUT} = \left(\frac{R_1 + R_2}{R_2}\right) \times 0.800
\]

(2)

Table 2 shows sample resistor values for common output voltages. In Table 2, E96 series resistors are used, and all values meet 1% of the target \(V_{OUT}\), assuming resistors with zero error. For the actual design, pay attention to any resistor error factors. Using lower values for \(R_1\) and \(R_2\) reduces the noise injected from the FB pin.

8.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor \((C_{NR})\) is used with the TPS7A8101, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. If a bypass capacitor \((C_{BYPASS})\) across the high-side feedback resistor \((R_1)\) is used with the TPS7A8101 in addition to \(C_{NR}\), noise from these other sources can also be significantly reduced.

To maximize noise performance in a given application, use a 0.47-μF noise-reduction capacitor plus a 0.47-μF bypass capacitor.
Typical Application (continued)

8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases duration of the transient response. Line transient performance can be improved by using a larger noise reduction capacitor ($C_{NR}$) and/or bypass capacitor ($C_{BYPASS}$).

8.2.3 Application Curve

![Graph showing Enable Pulse Response](image)

**Figure 32. Enable Pulse Response**

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 6.5 V. The input voltage range should provide adequate headroom for the device to have a regulated output. This input supply should be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.
10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for $V_{\text{IN}}$ and $V_{\text{OUT}}$, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

10.2 Layout Example

Figure 33. TPS7A8101 Layout Example

10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8101 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A8101 into thermal shutdown degrades device reliability.
10.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 3:

\[ P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \]  

(3)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed-circuit-board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 4:

\[ R_{JA} = \frac{(+125^\circ C - T_J)}{P_D} \]  

(4)

Knowing the maximum \( R_{JA} \), the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 34.

![Graph showing \( \theta_{JA} \) vs Board Size](image)

Note: \( \theta_{JA} \) value at board size of 9 in\(^2\) (that is, 3 in \(\times\) 3 in) is a JEDEC standard.

**Figure 34. \( \theta_{JA} \) vs Board Size**

Figure 34 shows the variation of \( \theta_{JA} \) as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

**NOTE**

When the device is mounted on an application PCB, it is strongly recommended to use \( \Psi_{JT} \) and \( \Psi_{JB} \), as explained in the Estimating Junction Temperature section.

10.5 Estimating Junction Temperature

Using the thermal metrics \( \Psi_{JT} \) and \( \Psi_{JB} \), as shown in the Thermal Information table, the junction temperature can be estimated with corresponding formulas (given in Equation 5). For backwards compatibility, an older \( \theta_{JC,Top} \) parameter is listed as well.

\[ \Psi_{JT}: \ T_J = T_T + \Psi_{JT} \times P_D \]

\[ \Psi_{JB}: \ T_J = T_B + \Psi_{JB} \times P_D \]  

(5)
Estimating Junction Temperature (continued)

Where $P_D$ is the power dissipation shown by Equation 4, $T_T$ is the temperature at the center-top of the IC package, and $T_B$ is the PCB temperature measured 1 mm away from the IC package on the PCB surface (as Figure 35 shows).

![Figure 35. Measuring Points for $T_T$ and $T_B$](image)

**NOTE**

Both $T_T$ and $T_B$ can be measured on actual application boards using an infrared thermometer.


By looking at Figure 36, the new thermal metrics ($\Psi_{JT}$ and $\Psi_{JB}$) have very little dependency on board size. That is, using $\Psi_{JT}$ or $\Psi_{JB}$ with Equation 5 is a good way to estimate $T_J$ by simply measuring $T_T$ or $T_B$, regardless of the application board size.

![Figure 36. $\Psi_{JT}$ and $\Psi_{JB}$ vs Board Size](image)

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report SPRA953, *IC Package Thermal Metrics*, also available on the TI website.
11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>V&lt;sub&gt;OUT&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS7A8101yyyz</td>
<td>YYY is package designator. Z is package quantity.</td>
</tr>
</tbody>
</table>

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:
- *LDO noise examined in detail*, SLYT489
- *LDO Performance Near Dropout*, SBVA029
- *TPS7A8101EVM Evaluation Module*, SLVU600
- *Wide Bandwidth PSRR of LDOs* by Nogawa and Van Renterghem in *Bodo's Power Systems®: Electronics in Motion and Conversion*, March 2011

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community**  *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support**  *TI's Design Support*  Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
Bodo's Power Systems is a registered trademark of Arlt Bodo.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

**SLYZ022 — TI Glossary.**
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## Packaging Information

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PIns</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS7A8101DRBR</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>SAU</td>
<td></td>
</tr>
<tr>
<td>TPS7A8101DRBT</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>SAU</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS7A8101:**

- Automotive: TPS7A8101-Q1

**NOTE:** Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
### TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>Cavity</th>
<th>A0</th>
<th>B0</th>
<th>K0</th>
<th>W</th>
<th>P1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Dimension designed to accommodate the component width</td>
<td>Dimension designed to accommodate the component length</td>
<td>Dimension designed to accommodate the component thickness</td>
<td>Overall width of the carrier tape</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

#### REEL DIMENSIONS

- Reel Diameter
- Reel Width (W1)

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- Sprocket Holes
- User Direction of Feed
- Pocket Quadrants

*All dimensions are nominal.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS7A8101DRBR</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>3000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>TPS7A8101DRBT</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS7A8101DRBR</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>3000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>TPS7A8101DRBT</td>
<td>SON</td>
<td>DRB</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and/or implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, TRADE NAME, OR OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designers may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.