TPS82450 7-V to 50-V Input, 2.5-A Step-Down, Integrated Power Solution

1 FEATURES

• Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
• Wide Input-Voltage Range from 7 V to 50 V
• Output Adjustable from 2.5 V to 15 V
• 65-V Surge Capability
• Efficiencies Up to 96%
• Adjustable Switching Frequency (300 kHz to 1 MHz)
• Synchronizes to an External Clock
• Adjustable Slow Start
• Output Voltage Sequencing and Tracking
• Power-Good Output
• Programmable Undervoltage Lockout (UVLO)
• Output Overcurrent Protection
• Overvoltage Protection
• Prebias Output Start-Up
• Operating Temperature Range: –40°C to +85°C
• Enhanced Thermal Performance: 14°C/W
• Meets EN55022 Class B Emissions
• For Design Help Visit http://www.ti.com/TPS84250

2 APPLICATIONS

• Industrial and Motor Controls
• Automated Test Equipment
• Medical and Imaging Equipment
• High Density Power Systems

3 DESCRIPTION

The TPS84250 is an easy-to-use integrated power solution that combines a 2.5-A DC/DC converter with an inductor and passives into a low profile, QFN package. This total power solution allows as few as five external components and eliminates the loop compensation and magnets part selection process.

The small 9 mm × 11 mm × 2.8 mm, QFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with greater than 90% efficiency and excellent power dissipation capability. The TPS84250 offers the flexibility and the feature-set of a discrete point-of-load design and is ideal for powering a wide range of ICs and systems. Advanced packaging technology affords a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

SIMPLIFIED APPLICATION

![Simplified Application Diagram](image-url)
4 Specifications

4.1 ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>over operating temperature range (unless otherwise noted)</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>–0.3</td>
<td>65</td>
<td>V</td>
</tr>
<tr>
<td>INH/UVLO</td>
<td>–0.3</td>
<td>5</td>
<td>V</td>
</tr>
<tr>
<td>VADJ</td>
<td>–0.3</td>
<td>3</td>
<td>V</td>
</tr>
<tr>
<td>PWRGD</td>
<td>–0.3</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>SS/TR</td>
<td>–0.3</td>
<td>3</td>
<td>V</td>
</tr>
<tr>
<td>STSEL</td>
<td>–0.3</td>
<td>3</td>
<td>V</td>
</tr>
<tr>
<td>RT/CLK</td>
<td>–0.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>PH</td>
<td>–0.6</td>
<td>65</td>
<td>V</td>
</tr>
<tr>
<td>PH 10ns Transient</td>
<td>–2</td>
<td>65</td>
<td>V</td>
</tr>
<tr>
<td>VOUT</td>
<td>–0.6</td>
<td>VIN</td>
<td>V</td>
</tr>
</tbody>
</table>

V_DIFF (GND to exposed thermal pad) ±200 mV

Source Current
- RT/CLK: 100 µA
- INH/UVLO: 100 µA
Sink Current
- SS/TRK: 200 µA
- PWRGD: 10 mA

Operating Junction Temperature –40 105 °C
Storage Temperature –65 150 °C
Peak Reflow Case Temperature (3)(4) 250 °C
Maximum Number of Reflows Allowed (3)(4) 3
Mechanical Shock Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted 1500 G

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the temperature derating curves in the Typical Characteristics section for thermal information.

(3) For soldering specifications, refer to the Soldering Requirements for BQFN Packages application note.

(4) Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow.

4.2 RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>over operating free-air temperature range (unless otherwise noted)</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>7</td>
<td>50</td>
<td>V</td>
</tr>
<tr>
<td>VOUT</td>
<td>2.5</td>
<td>15</td>
<td>V</td>
</tr>
<tr>
<td>fSW</td>
<td>400</td>
<td>1000 kHz</td>
<td></td>
</tr>
<tr>
<td>T_A</td>
<td>-40</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

4.3 PACKAGE SPECIFICATIONS

<table>
<thead>
<tr>
<th>TPS84250</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Weight</td>
<td>0.9 grams</td>
</tr>
<tr>
<td>Flammability</td>
<td>Meets UL 94 V-O</td>
</tr>
<tr>
<td>MTBF Calculated reliability</td>
<td>Per Bellcore TR-332, 50% stress, T_A = 40°C, ground benign 31.7 MHrs</td>
</tr>
</tbody>
</table>
4.4 ELECTRICAL CHARACTERISTICS

-40°C ≤ TA ≤ +85°C, VIN = 24 V, VOUT = 5.0 V, IOUT = 2.5 A, RT = Open

CIN = 2 x 2.2 µF ceramic, Cout = 2 x 47 µF ceramic (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOUT</td>
<td>Output current</td>
<td>Over input voltage and output voltage range</td>
<td>0</td>
<td>2.5</td>
<td>A</td>
</tr>
<tr>
<td>VIN</td>
<td>Input voltage range</td>
<td>Over output current range</td>
<td>7.0(1)</td>
<td>50(2)</td>
<td>V</td>
</tr>
<tr>
<td>UVLO</td>
<td>VIN Undervoltage lockout</td>
<td>No hysteresis, Rising and Falling</td>
<td>2.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOUT(MAX)</td>
<td>Output voltage adjust range</td>
<td>Over output current range</td>
<td>2.5(3)</td>
<td>15</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>Set-point voltage tolerance</td>
<td>TA = 25°C; IOUT = 100 mA</td>
<td>±0.2% (4)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature variation</td>
<td>-40°C ≤ TA ≤ +85°C</td>
<td>±0.5%</td>
<td>±1.0%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line regulation</td>
<td>Over input voltage range</td>
<td>±0.1%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load regulation</td>
<td>Over output current range</td>
<td>±0.4%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total output voltage variation</td>
<td>Includes set-point, line, load, and temperature variation</td>
<td>±3.0% (4)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Output voltage ripple: 20 MHz bandwidth, 0.25 A ≤ IOUT ≤ 2.5 A, VOUT ≥ 3.3V 1% (5) VOUT
- ILM: Current limit threshold
  - Recovery time: 400 µs
  - VOUT over/undershoot: 90 mV
- VINH: Inhibit threshold voltage
  - No hysteresis: 1.15 V
  - 1.25 V
  - 1.36 V (5)
  - V
- IINH: INH Input current
  - VINH < 1.15 V: -0.9 µA
  - VINH > 1.36 V: -3.8 µA
- INH Input current
  - INH pin to AGND: 1.3 µA
- Power Good
  - PWRGD Thresholds
    - VOUT rising: Good 94%
    - VOUT falling: Fault 109%
  - PWRGD Low Voltage
    - I(PWRGD) = 3.5 mA: 0.2 V
- fSW: Switching frequency
  - RT/CLK pin OPEN: 300 kHz
  - 400 kHz
  - 500 kHz
- fCLK: Synchronization frequency
  - CLK Control
    - 300 kHz
  - 1000 kHz
- VCLK-H: CLK High-Level Threshold
  - 1.9 V
  - 2.2 V
- VCLK-L: CLK Low-Level Threshold
  - 0.5 V
  - 0.7 V
- DCLK: CLK Duty cycle
  - 25%
  - 50%
  - 75%
- Thermal Shutdown
  - Thermal shutdown: 180 °C
  - Thermal shutdown hysteresis: 15 °C
- CIN: External input capacitance
  - Ceramic: 4.4 (1) µF
  - Non-ceramic: 10 µF
  - 22 µF
- Cout: External output capacitance
  - 100 (7) µF
  - 430 µF

1. For output voltages ≤ 12 V, the minimum input voltage is 7 V or (VOUT + 3 V), whichever is greater. For output voltages > 12 V, the minimum input voltage is (1.33 x VOUT). See Figure 27 for more details.
2. The maximum input voltage is 50 V or (15 x VOUT), whichever is less.
3. Output voltages < 3.3 V are subject to reduced VIN(max) specifications and higher ripple magnitudes.
4. The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external RSET resistor.
5. Value when no voltage divider is present at the INH/UVLO pin.
6. A minimum of 4.4µF of ceramic external capacitance is required across the input (VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See Table 3 for more details.
7. The required capacitance must include at least 2 x 47µF ceramic capacitors (or 4 x 22µF). Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 3 for more details.
4.5 THERMAL INFORMATION

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPS84250</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\theta_{\text{JA}}) Junction-to-ambient thermal resistance(^{(2)})</td>
<td>14</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_{\text{JT}}) Junction-to-top characterization parameter(^{(3)})</td>
<td>3.3</td>
<td></td>
</tr>
<tr>
<td>(\psi_{\text{JB}}) Junction-to-board characterization parameter(^{(4)})</td>
<td>6.8</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance, \(\theta_{\text{JA}}\), applies to devices soldered directly to a 100 mm x 100 mm double-sided, 4-layer PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces \(\theta_{\text{JA}}\).  
(3) The junction-to-top characterization parameter, \(\psi_{\text{JT}}\), estimates the junction temperature, \(T_J\), of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). \(T_J = \psi_{\text{JT}} \times P_{\text{dis}} + T_T\); where \(P_{\text{dis}}\) is the power dissipated in the device and \(T_T\) is the temperature of the top of the device.  
(4) The junction-to-board characterization parameter, \(\psi_{\text{JB}}\), estimates the junction temperature, \(T_J\), of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). \(T_J = \psi_{\text{JB}} \times P_{\text{dis}} + T_B\); where \(P_{\text{dis}}\) is the power dissipated in the device and \(T_B\) is the temperature of the board 1mm from the device.
5 DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM
<table>
<thead>
<tr>
<th>TERMINAL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AGND</strong></td>
<td>These pins are connected to the internal analog ground (AGND) of the device. This node should be treated as the zero volt ground reference for the analog control circuitry. Pad 37 should be connected to PCB ground planes using multiple vias for good thermal performance. Not all pins are connected together internally. All pins must be connected together externally with a copper plane or pour directly under the module. Connect AGND to PGND at a single point (GND_PT; pins 8 &amp; 9). See Layout Recommendations.</td>
</tr>
<tr>
<td><strong>DNC</strong></td>
<td>Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.</td>
</tr>
<tr>
<td><strong>PH</strong></td>
<td>Phase switch node. Do not place any external component on these pins or tie them to a pin of another function.</td>
</tr>
<tr>
<td><strong>GND_PT</strong></td>
<td>Ground Point. Connect AGND to PGND at these pins as shown in the Layout Considerations. These pins are not connected to internal circuitry, and are not connected to one another.</td>
</tr>
<tr>
<td><strong>VOUT</strong></td>
<td>Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND. Connect a resistor from these pins to VADJ to set the output voltage.</td>
</tr>
<tr>
<td><strong>PGND</strong></td>
<td>This is the return current path for the power stage of the device. Connect these pins to the load and to the bypass capacitors associated with VIN and VOUT. Pad 40 should be connected to PCB ground planes using multiple vias for good thermal performance.</td>
</tr>
<tr>
<td><strong>VIN</strong></td>
<td>Input voltage. This pin supplies all power to the converter. Connect this pin to the input supply and connect bypass capacitors between this pin and PGND.</td>
</tr>
<tr>
<td><strong>INH/UVLO</strong></td>
<td>Inhibit and UVLO adjust pin. Use an open drain or open collector logic device to ground this pin to control the INH function. A resistor divider between this pin, AGND, and VIN sets the UVLO voltage.</td>
</tr>
<tr>
<td><strong>SS/TR</strong></td>
<td>Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.</td>
</tr>
<tr>
<td><strong>STSEL</strong></td>
<td>Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor. Leave this pin open to enable the TR feature.</td>
</tr>
<tr>
<td><strong>RT/CLK</strong></td>
<td>This pin is connected to an internal frequency setting resistor which sets the default switching frequency. An external resistor can be connected from this pin to AGND to increase the frequency. This pin can also be used to synchronize to an external clock.</td>
</tr>
<tr>
<td><strong>PWRGD</strong></td>
<td>Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately ±6% out of regulation. A pull-up resistor is required.</td>
</tr>
<tr>
<td><strong>VADJ</strong></td>
<td>Connecting a resistor between this pin and VOUT sets the output voltage.</td>
</tr>
</tbody>
</table>
6 TYPICAL CHARACTERISTICS (VIN = 12 V)  

**Figure 1. Efficiency vs. Output Current**

- V\text{OUT} = 5.0 \text{V}, f_{SW} = 500 \text{kHz}
- V\text{OUT} = 3.3 \text{V}, f_{SW} = 400 \text{kHz}
- V\text{OUT} = 2.5 \text{V}, f_{SW} = 400 \text{kHz}

**Figure 2. Voltage Ripple vs. Output Current**

- V\text{OUT} = 5.0 \text{V}, f_{SW} = 500 \text{kHz}
- V\text{OUT} = 3.3 \text{V}, f_{SW} = 400 \text{kHz}
- V\text{OUT} = 2.5 \text{V}, f_{SW} = 400 \text{kHz}

**Figure 3. Power Dissipation vs. Output Current**

- V\text{OUT} = 5.0 \text{V}, f_{SW} = 500 \text{kHz}
- V\text{OUT} = 3.3 \text{V}, f_{SW} = 400 \text{kHz}
- V\text{OUT} = 2.5 \text{V}, f_{SW} = 400 \text{kHz}

**Figure 4. Safe Operating Area**

- V\text{OUT} = 5.0 \text{V}, I_{OUT} = 2 \text{A}, C_{OUT1} = 44 \mu \text{F} ceramic, C_{OUT2} = 56 \mu \text{F} electrolytic, f_{SW} = 500 \text{kHz}
- V\text{OUT} = 3.3 \text{V}, I_{OUT} = 2 \text{A}, C_{OUT1} = 44 \mu \text{F} ceramic, C_{OUT2} = 56 \mu \text{F} electrolytic, f_{SW} = 400 \text{kHz}

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4.
7  TYPICAL CHARACTERISTICS (VIN = 24 V)  

Figure 7. Efficiency vs. Output Current

Figure 8. Voltage Ripple vs. Output Current

Figure 9. Power Dissipation vs. Output Current

Figure 10. Safe Operating Area

Figure 11. VOUT= 5 V, IOUT= 2 A, COUT1= 44 µF ceramic, COUT2= 56 µF electrolytic, fSW= 500 kHz

Figure 12. VOUT= 12 V, IOUT= 2 A, COUT1= 44 µF ceramic, COUT2= 56 µF electrolytic, fSW= 800 kHz

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.

(2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 8.

(3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 10.
8 TYPICAL CHARACTERISTICS (VIN = 36 V) (1) (2) (3)

Figure 13. Efficiency vs. Output Current
Figure 14. Voltage Ripple vs. Output Current
Figure 15. Power Dissipation vs. Output Current
Figure 16. Safe Operating Area

Figure 17. \( V_{OUT} = 5 \text{ V}, I_{OUT} = 2 \text{ A}, C_{OUT1} = 44 \mu \text{F ceramic}, C_{OUT2} = 56 \mu \text{F electrolytic}, f_{SW} = 500 \text{ kHz} \)
Figure 18. \( V_{OUT} = 12 \text{ V}, I_{OUT} = 2 \text{ A}, C_{OUT1} = 44 \mu \text{F ceramic}, C_{OUT2} = 56 \mu \text{F electrolytic}, f_{SW} = 800 \text{ kHz} \)

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 13, Figure 14, and Figure 15.

(2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 14.

(3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer’s maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 16.
9  TYPICAL CHARACTERISTICS (VIN = 48 V)  (1) (2) (3)

---

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 19, Figure 20, and Figure 21.

(2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 20.

(3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer’s maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 22.

---
10 CAPACITOR RECOMMENDATIONS FOR THE TPS84250 POWER SUPPLY

10.1 Capacitor Technologies

10.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

10.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

10.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

10.2 Input Capacitor

The TPS84250 requires a minimum input capacitance of 4.4 µF of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The ripple current rating of the capacitor must be at least 450 mArms. Table 3 includes a preferred list of capacitors by vendor.

10.3 Output Capacitor

The output capacitance of the TPS84250 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least 100 µF of ceramic type (or 2 x 47 µF). When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 3 are required. Additional capacitance above the minimum is determined by actual transient deviation requirements. Table 3 includes a preferred list of capacitors by vendor.

<table>
<thead>
<tr>
<th>VENDOR</th>
<th>SERIES</th>
<th>PART NUMBER</th>
<th>CAPACITOR CHARACTERISTICS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>WORKING VOLTAGE (V)</td>
</tr>
<tr>
<td>Murata</td>
<td>X5R</td>
<td>GRM31CR61H225KA88L</td>
<td>50</td>
</tr>
<tr>
<td>TDK</td>
<td>X5R</td>
<td>C3215X5R110476</td>
<td>50</td>
</tr>
<tr>
<td>Murata</td>
<td>X5R</td>
<td>GRM32ER61E226K</td>
<td>16</td>
</tr>
<tr>
<td>TDK</td>
<td>X5R</td>
<td>C3225X5R0476K</td>
<td>6.3</td>
</tr>
<tr>
<td>Murata</td>
<td>X5R</td>
<td>GRM32ER60J476M</td>
<td>6.3</td>
</tr>
<tr>
<td>Sanyo</td>
<td>POSCAP</td>
<td>16TQC68M</td>
<td>16</td>
</tr>
<tr>
<td>Sanyo</td>
<td>POSCAP</td>
<td>6TPE100MI</td>
<td>6.3</td>
</tr>
<tr>
<td>Kemet</td>
<td>T530</td>
<td>T530D227M006ATE006</td>
<td>6.3</td>
</tr>
</tbody>
</table>

(1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Maximum ESR @ 100 kHz, 25°C.
11 APPLICATION INFORMATION

11.1 TPS84250 OPERATION

The TPS84250 can operate over a wide input voltage range of 7V to 50V and produce output voltages from 2.5V to 15V. The performance of the device varies over this wide operating range, and there are some important considerations when operated near the boundary limits. This section offers guidance in selecting the optimum components depending on the application and operating conditions.

The user must select three primary parameters when designing with the TPS84250.

- Output Voltage
- UVLO Threshold
- Switching Frequency

The adjustment of each of these parameters can be made using just one or two resistors. Figure 25 below shows a typical TPS84250 schematic with the key parameter-setting resistors labeled.

![Figure 25. TPS84250 Typical Schematic](image-url)
11.2 ADJUSTING THE OUTPUT VOLTAGE

The TPS84250 is designed to provide output voltages from 2.5V to 15V. The output voltage is determined by the value of \( R_{\text{SET}} \), which must be connected between the VOUT node and the VADJ pin (Pin 36). For output voltages greater than 5.0V, improved operating performance can be obtained by increasing the operating frequency. This adjustment requires the addition of \( R_{\text{RT}} \) between RT/CLK (Pin 31) and AGND (Pin 30). See the Switching Frequency section for more details. Table 4 gives the standard external \( R_{\text{SET}} \) resistor for a number of common bus voltages and also includes the recommended \( R_{\text{RT}} \) resistor for output voltages above 5.0V.

<table>
<thead>
<tr>
<th>RESISTORS</th>
<th>OUTPUT VOLTAGE ( V_{\text{OUT}} ) (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2.5</td>
</tr>
<tr>
<td>( R_{\text{SET}} ) (k( \Omega ))</td>
<td>21.5</td>
</tr>
<tr>
<td>( R_{\text{RT}} ) (k( \Omega ))</td>
<td>open</td>
</tr>
</tbody>
</table>

For other output voltages the value of \( R_{\text{SET}} \) can be calculated using the following formula, or simply selected from the range of values given in Table 5.

\[
R_{\text{SET}} = 10 \times \left( \frac{V_{\text{OUT}}}{0.798} - 1 \right) \text{ (k} \Omega \text{)}
\]

Table 5. Standard \( R_{\text{SET}} \) and \( R_{\text{RT}} \) Resistor Values

<table>
<thead>
<tr>
<th>( V_{\text{OUT}} ) (V)</th>
<th>( R_{\text{SET}} ) (k( \Omega ))</th>
<th>( R_{\text{RT}} ) (k( \Omega ))</th>
<th>( f_{\text{SW}} ) (kHz)</th>
<th>( V_{\text{OUT}} ) (V)</th>
<th>( R_{\text{SET}} ) (k( \Omega ))</th>
<th>( R_{\text{RT}} ) (k( \Omega ))</th>
<th>( f_{\text{SW}} ) (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5</td>
<td>21.5</td>
<td>open</td>
<td>400</td>
<td>9.0</td>
<td>102</td>
<td>365</td>
<td>700</td>
</tr>
<tr>
<td>3.0</td>
<td>27.4</td>
<td>open</td>
<td>400</td>
<td>9.5</td>
<td>110</td>
<td>365</td>
<td>700</td>
</tr>
<tr>
<td>3.3</td>
<td>31.6</td>
<td>open</td>
<td>400</td>
<td>10.0</td>
<td>115</td>
<td>365</td>
<td>700</td>
</tr>
<tr>
<td>3.5</td>
<td>34.0</td>
<td>open</td>
<td>400</td>
<td>10.5</td>
<td>121</td>
<td>267</td>
<td>800</td>
</tr>
<tr>
<td>4.0</td>
<td>40.2</td>
<td>open</td>
<td>400</td>
<td>11.0</td>
<td>127</td>
<td>267</td>
<td>800</td>
</tr>
<tr>
<td>4.5</td>
<td>46.4</td>
<td>open</td>
<td>400</td>
<td>11.5</td>
<td>133</td>
<td>267</td>
<td>800</td>
</tr>
<tr>
<td>5.0</td>
<td>52.3</td>
<td>1100</td>
<td>500</td>
<td>12.0</td>
<td>140</td>
<td>267</td>
<td>800</td>
</tr>
<tr>
<td>5.5</td>
<td>48.7</td>
<td>1100</td>
<td>500</td>
<td>12.5</td>
<td>147</td>
<td>215</td>
<td>900</td>
</tr>
<tr>
<td>6.0</td>
<td>64.9</td>
<td>1100</td>
<td>500</td>
<td>13.0</td>
<td>154</td>
<td>215</td>
<td>900</td>
</tr>
<tr>
<td>6.5</td>
<td>71.5</td>
<td>1100</td>
<td>500</td>
<td>13.5</td>
<td>158</td>
<td>215</td>
<td>900</td>
</tr>
<tr>
<td>7.0</td>
<td>78.7</td>
<td>549</td>
<td>600</td>
<td>14.0</td>
<td>165</td>
<td>178</td>
<td>1000</td>
</tr>
<tr>
<td>7.5</td>
<td>84.5</td>
<td>549</td>
<td>600</td>
<td>14.5</td>
<td>174</td>
<td>178</td>
<td>1000</td>
</tr>
<tr>
<td>8.0</td>
<td>90.9</td>
<td>549</td>
<td>600</td>
<td>15.0</td>
<td>178</td>
<td>178</td>
<td>1000</td>
</tr>
<tr>
<td>8.5</td>
<td>97.6</td>
<td>365</td>
<td>700</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

11.3 Input Voltage

The TPS84250 operates over the input voltage range of 7 V to 50 V. For reliable start-up and operation at light loads, the minimum input voltage depends on the output voltage. For output voltages \( \leq 12V \), the minimum input voltage is 7V or \( V_{\text{OUT}} + 3V \), whichever is greater. For output voltages \( > 12V \), the minimum input voltage is \( (1.33 \times V_{\text{OUT}}) \).

The maximum input voltage is \( (15 \times V_{\text{OUT}}) \) or 50 V, whichever is less.

While the device can safely handle input surge voltages up to 65 V, sustained operation at input voltages above 50 V is not recommended.

See the Undervoltage Lockout (UVLO) Threshold section of this datasheet for more information.
11.4 Undervoltage Lockout (UVLO) Threshold

At turn-on, the \( V_{\text{ON}} \) UVLO threshold determines the input voltage level where the device begins power conversion. During the power-down sequence, the \( V_{\text{OFF}} \) UVLO threshold determines the input voltage where power conversion ceases. The turn-on and turn-off thresholds are set by two resistors, \( R_{\text{UVLO1}} \) and \( R_{\text{UVLO2}} \) as shown in Figure 26.

The \( V_{\text{ON}} \) UVLO threshold must be set to at least \((V_{\text{OUT}} + 3 \text{ V}) \) or 7 V whichever is greater to insure proper start-up and reduce current surges on the host input supply as the voltage rises. If possible, it is recommended to set the UVLO threshold to approximatly 80 to 85% of the minimum expected input voltage.

Use Equation 2 and Equation 3 to calculate the values of \( R_{\text{UVLO1}} \) and \( R_{\text{UVLO2}} \). \( V_{\text{ON}} \) is the voltage threshold during power-up when the input voltage is rising. \( V_{\text{OFF}} \) is the voltage threshold during power-down when the input voltage is decreasing. \( V_{\text{OFF}} \) should be selected to be at least 500mV less than \( V_{\text{ON}} \). Table 6 lists standard resistor values for \( R_{\text{UVLO1}} \) and \( R_{\text{UVLO2}} \) for adjusting the \( V_{\text{ON}} \) UVLO threshold for several input voltages.

\[
R_{\text{UVLO1}} = \frac{(V_{\text{ON}} - V_{\text{OFF}})}{2.9 \times 10^{-3}} \text{ (k}\Omega\text{)}
\]

\[
R_{\text{UVLO2}} = \frac{1.25}{\left(\frac{(V_{\text{ON}} - 1.25)}{R_{\text{UVLO1}}}\right) + 0.9 \times 10^{-3}} \text{ (k}\Omega\text{)}
\]

![Figure 26. Adjustable VIN UVLO](image)

### Table 6. Standard Resistor Values to set \( V_{\text{ON}} \) UVLO Threshold

<table>
<thead>
<tr>
<th>( V_{\text{ON}} ) THRESHOLD (V)</th>
<th>6.5</th>
<th>10.0</th>
<th>15.0</th>
<th>20.0</th>
<th>25.0</th>
<th>30.0</th>
<th>35.0</th>
<th>40.0</th>
<th>45.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{\text{UVLO1}} ) (k\Ω)</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
<td>174</td>
</tr>
<tr>
<td>( R_{\text{UVLO2}} ) (k\Ω)</td>
<td>40.2</td>
<td>24.3</td>
<td>15.8</td>
<td>11.5</td>
<td>9.09</td>
<td>7.50</td>
<td>6.34</td>
<td>5.62</td>
<td>4.99</td>
</tr>
</tbody>
</table>

11.5 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the output voltage is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k\Ω and 100 k\Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the output voltage is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.
11.6 Switching Frequency

Nominal switching frequency of the TPS84250 is set from the factory at 400 kHz. This switching frequency is optimum for output voltages below 5.0 V. For output voltages 5.0V and above, better operating performance can be obtained raising the operating frequency. This is easily done by adding a resistor, R_{RT} in , from the RT/CLK pin (Pin 31) to the AGND pin (Pin 30). Raising the operating frequency reduces output voltage ripple, lowers the load current threshold where pulse skipping begins, and improves transient response.

The recommended switching frequency for all output voltages is listed in Table 5.

For the maximum recommended output voltage value of 15 V, the switching frequency computes to 1000 kHz or 1 MHz. Operation above 1 MHz is not recommended. Use Table 7 below to select the value of the timing resistor for the given values of switching frequencies.

<table>
<thead>
<tr>
<th>f_{SW} (kHz)</th>
<th>400</th>
<th>500</th>
<th>600</th>
<th>700</th>
<th>800</th>
<th>900</th>
<th>1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_{RT}(\Omega)</td>
<td>OPEN</td>
<td>1100</td>
<td>549</td>
<td>365</td>
<td>267</td>
<td>215</td>
<td>178</td>
</tr>
</tbody>
</table>

It is also possible to synchronize the switching frequency to an external clock signal. See the Synchronization (CLK) section for further details.

While it is possible to set the operating frequency higher than 400 kHz when using the device at output voltages of 5 V or less, minimum duty cycle and pulse skipping issues restrict the maximum recommended input voltage under these conditions. The recommended operating conditions for the TPS84250 can be summarized by Figure 27. The graph shows the maximum input voltage vs. output voltage restriction for several operating frequencies. The lower boundary of the graph shows the minimum input voltage as a function of the output voltage.

![Figure 27. Optimum Operating Range with Switching Frequency](image_url)
11.7 Application Schematics

**Figure 28. Typical Schematic**

VIN = 7 V to 36 V, VOUT = 3.3 V

**Figure 29. Typical Schematic**

VIN = 15 V to 50 V, VOUT = 12 V
11.8 Power-Up Characteristics

When configured as shown in the front page schematic, the TPS84250 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 31 shows the start-up waveforms for a TPS84250, operating from a 24-V input and the output voltage adjusted to 5 V. The waveform were measured with a 2-A constant current load.
11.9 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 32 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 33. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 34. A regulated output voltage is produced within 5 ms. The waveforms were measured with a 2-A constant current load.

![Figure 32. Typical Inhibit Control](image)

![Figure 33. Inhibit Turn-Off](image)

![Figure 34. Inhibit Turn-On](image)
11.10 Slow Start (SS/TR)

For outputs voltages of 5V or less, the slow start capacitance built into the TPS84250 is sufficient to provide for a turn-on ramp rate that does not induce large surge currents while charging the output capacitors. Connecting the STSEL pin (Pin 29) to AGND while leaving SS pin (Pin 28) open enables the internal SS capacitor with a slow start interval of approximately 5 ms. For output voltages greater than 5V, additional slow start capacitance is recommended. For 12V to 15V output voltages, a 22nF capacitor should be connected between the SS/TR pin (Pin 28) and AGND, while connecting the STSEL pin (Pin 29) to AGND as well. Figure 35 shows an additional SS capacitor connected to the SS pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.

![Figure 35. Slow Start Capacitor (CSS) and STSEL Connection](image)

Table 8. Slow Start Capacitor Values and Slow Start Time

<table>
<thead>
<tr>
<th>CSS (nF)</th>
<th>open</th>
<th>4.7</th>
<th>10</th>
<th>15</th>
<th>22</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS Time (msec)</td>
<td>5</td>
<td>7</td>
<td>10</td>
<td>13</td>
<td>17</td>
</tr>
</tbody>
</table>
11.11 Overcurrent Protection

For protection against load faults, the TPS84250 incorporates cycle-by-cycle current limiting. During an overcurrent condition the output current is limited and the output voltage is reduced, as shown in Figure 36. As the output voltage drops more than 8% below the set point, the PWRGD signal is pulled low. If the output voltage drops more than 25%, the switching frequency is reduced to reduce power dissipation within the device. When the overcurrent condition is removed, the output voltage returns to the established voltage.

The TPS84250 is not designed to endure a sustained short circuit condition. The use of an output fuse, voltage supervisor circuit, or other overcurrent protection circuit is recommended. A recommended overcurrent protection circuit is shown in Figure 37. This circuit uses the PWRGD signal as an indication of an overcurrent condition. As PWRGD remains low, the 555 timer operates as a low frequency oscillator, driving the INH/UVLO pin low for approximately 400ms, halting the power conversion of the device. After the inhibit interval, the INH/UVLO pin is released and the TPS84250 restarts. If the overcurrent condition is removed, the PWRGD signal goes high, resetting the oscillator and power conversion resumes, otherwise the inhibit cycle repeats.

![Figure 36. Overcurrent Limiting](image)

![Figure 37. Over-Current Protection Circuit](image)
11.12 Light-Load Behavior

The TPS84250 is a non-synchronous converter. One of the characteristics of a non-synchronous converter is that as the load current on the output is decreased, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop and the device responds by skipping one or more switching cycles until the output voltages falls back to the set point. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse skipping mode of operation is an increase in the peak to peak ripple voltage, and a decrease in the ripple frequency. The load current where pulse skipping begins is a function of the input voltage, the output voltage, and the switching frequency. A plot of the pulse skipping threshold current as a function of input voltage is given in Figure 38 for a number of popular output voltage and switching frequency combinations.

![Figure 38. Pulse Skipping Threshold](image)

11.13 Synchronization (CLK)

An internal phase locked loop (PLL) allows synchronization between 400 kHz and 1 MHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 39.

Before the external clock is present, the device works in RT mode where the switching frequency is set by the \( R_{RT} \) resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the \( R_{RT} \) resistor.

![Figure 39. CLK/RT Configuration](image)
11.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 180°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

11.15 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 40 and Figure 41 show two layers of a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84250.
- Isolate the PH copper area from the VOUT copper area using the PGND copper area.
- Connect the AGND and PGND copper area at one point; at pins 8 & 9.
- Place $R_{\text{SET}}$, $R_{\text{RT}}$, and $C_{\text{SS}}$ as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.
- Use a dedicated sense line to connect $R_{\text{SET}}$ to VOUT near the load for best regulation.

Figure 40. Typical Top-Layer Recommended Layout

Figure 41. Typical PGND-Layer Recommended Layout
11.16 EMI

The TPS84250 is compliant with EN55022 Class B radiated emissions. Figure 42 and Figure 43 show typical examples of radiated emissions plots for the TPS84250 operating from 24 V and 12 V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.

Figure 42. Radiated Emissions 24-V Input, 5-V Output, 2-A Load (EN55022 Class B)

Figure 43. Radiated Emissions 12-V Input, 5-V Output, 2-A Load (EN55022 Class B)
12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>Changes from Revision B (June 2017) to Revision C</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added top navigator icon for TI reference design</td>
<td>1</td>
</tr>
<tr>
<td>• Increased the peak reflow temperature and maximum number of refloows to JEDEC specification for improved manufacturability.</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Changes from Revision A (June 2013) to Revision B</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added peak reflow and maximum number of refloows information</td>
<td>2</td>
</tr>
<tr>
<td>• Added Mechanical, Packaging, and Orderable Information section</td>
<td>26</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Changes from Original (August 2012) to Revision A</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed describing pins 8 &amp; 9 not connected together internally</td>
<td>6</td>
</tr>
</tbody>
</table>
13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks
E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary
SLYZ022 — Ti Glossary.
This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
### 14.1 Tape and Reel Information

**Diagram:**

- **REEL DIMENSIONS**
- **TAPE DIMENSIONS**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS84250RKG</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>500</td>
<td>330.0</td>
<td>24.4</td>
<td>9.35</td>
<td>11.35</td>
<td>3.1</td>
<td>16.0</td>
<td>24.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPS84250RKGT</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>250</td>
<td>330.0</td>
<td>24.4</td>
<td>9.35</td>
<td>11.35</td>
<td>3.1</td>
<td>16.0</td>
<td>24.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS84250RKGR</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>500</td>
<td>383.0</td>
<td>353.0</td>
<td>58.0</td>
</tr>
<tr>
<td>TPS84250RKGT</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>250</td>
<td>383.0</td>
<td>353.0</td>
<td>58.0</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish &amp; Green</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS84250RKGR</td>
<td>ACTIVE</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>500</td>
<td>RoHS Exempt &amp; Green</td>
<td>CU NIPDAU</td>
<td>Level-3-250C-168 HR</td>
<td>-40 to 85</td>
<td>(54260, TPS84250)</td>
<td></td>
</tr>
<tr>
<td>TPS84250RKGT</td>
<td>ACTIVE</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>250</td>
<td>RoHS Exempt &amp; Green</td>
<td>CU NIPDAU</td>
<td>Level-3-250C-168 HR</td>
<td>-40 to 85</td>
<td>(54260, TPS84250)</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

![Reel Diagram](image)

#### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![Quadrant Diagram](image)

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS84250RKGR</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>500</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>TPS84250RKGT</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
# TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS84250RKGR</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>500</td>
<td>346.0</td>
<td>346.0</td>
<td>35.0</td>
</tr>
<tr>
<td>TPS84250RKGT</td>
<td>B1QFN</td>
<td>RKG</td>
<td>41</td>
<td>250</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-Leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters.
RKG (S-PB1QFN-N41)  PLASTIC QUAD FLATPACK NO-LEAD

Example Board Layout

Example Via Layout Design
Via pattern may vary due to layout constraints (Note C, E)

Non Solder Mask Defined Pad
Example Solder Mask Opening (Note E)

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SBAA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com (http://www.ti.com).
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
E. Customers should contact their board fabrication site for minimum solder mask via tolerances between signal pads.

4211194-4/D 08/15

TEXAS INSTRUMENTS
www.ti.com
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com (http://www.ti.com).
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

Example Stencil Design (Note D)
Stencil Thickness = 0.125mm

60% solder coverage on thermal pads
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated