


# COMPARATOR WITH OUTPUT VOLTAGE-LEVEL TRANSLATION

#### **FEATURES**

- Low Supply Current: 8  $\mu$ A (Max)
- Supply Voltage: 2.5 V to 5.5 V
- Output FET Provides Down Translation
- Small Package: SOT-563
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance
  - 2500-V Human-Body Model (JESD-A114E)
  - 250-V Machine Model (EIA/JESD A115-A)
  - 1500-V Charged-Device Model (JESD22-C101-A Level III)



#### **DESCRIPTION/ORDERING INFORMATION**

The TXS03121 is a comparator designed for battery monitoring applications. It can be operated with a voltage of 2.5 V to 5.5 V. The reference voltage is applied to the –IN terminal, whereas the voltage to be monitored is connected to +IN. When the voltage at +IN is greater than the voltage at –IN, the output FET is turned On. When the voltage at +IN is less than the voltage at –IN, the output FET is turned Off. The source (S) of the output FET can be connected to 1.1 V to 3.6 V, which allows the output signal to be level translated to another voltage value. The voltage at  $V_+$  must be greater than or equal to the voltage at S. The voltage at S must be greater than or equal to the voltage at D ( $V_+ \ge V_S \ge V_D$ ).

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKA	GE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SOT-563 - DRL	Tape and reel	TXS03121DRLR	2FR

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **APPLICATION BLOCK DIAGRAM**



### **PIN ASSIGNMENTS**

NO.	NAME	DESCRIPTION			
1	V <sub>+</sub>	Comparator supply voltage			
2	+IN	omparator positive input			
3	-IN	omparator negative input			
4	GND	Ground			
5	D	Drain of output FET			
6	S	Source of output FET			



# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range <sup>(2)</sup>	-0.5	6.5	V	
+IN, -IN	Input voltage range	-0.5	6.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current (On-state switch current)			-50	mA
	Continuous current through V <sub>+</sub> or GND			±100	mA
$\theta_{JA}$	Package thermal impedance (3)	DRL package		171.6	°C/W
T <sub>stg</sub>	Storage temperature range		150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>+</sub>	Comparator supply voltage	2.5	5.5	V
$V_S, V_D^{(1)}$	Output FET source or drain voltage	1.1	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

(1)  $V_+$  must be greater than or equal to  $V_S$ , and  $V_S$  must be greater than or equal to  $V_D$  ( $V_+ \ge V_S \ge V_D$ ).

<sup>2)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# **COMPARATOR ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Vos	Input offset voltage	V <sub>+</sub> = 2.5 V to 5.5 V	$V_{CM} = 0.8 \text{ V}, I_{O} = 0$ $V_{CM} = V_{+}, I_{O} = 0$	-10	0.5	10	mV
$V_{CM}$	Common-mode voltage range	$V_{+} = 2.5 \text{ V to } 5.5 \text{ V}$	0.8		V <sub>+</sub>	V	
I <sub>+IN</sub>	Input leakage current	V <sub>+</sub> = 2.5 V to 5.5 V	$V_{+IN} = 0 \text{ V to } V_{+}$			0.5	^
I_IN	Input leakage current	V <sub>+</sub> = 2.5 V to 5.5 V	$V_{-IN} = 0 V to V_{+}$			0.5	μΑ
I <sub>+</sub>	Supply current	V <sub>+</sub> = 2.5 V to 5.5 V				8	μΑ
C <sub>IN</sub>	Capacitance of +IN, -IN pins				2	2.5	pF



# **OUTPUT FET ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I <sub>DS(ON)</sub>	On leakage current	V <sub>S</sub> = 1.1 V to 3.6 V,			0.5	μΑ			
I <sub>DS(OFF)</sub>	Off leakage current	$V_S = 1.1 \text{ V to } 3.6 \text{ V},$	V <sub>D</sub> = Open, Switch OFF			0.5	μΑ		
C <sub>(ON)</sub>	On capacitance			4	5.1	6	pF		
$C_{(OFF)}$	Off capacitance, S and D terminals		1.5	3.4	5	pF			
				V <sub>S</sub> = 1.1 V			150	1	
		$V_{S} = 1.4 \text{ V}$					65		
$r_{ON}$	On resistance of output FET	$V_{+} \ge V_{S}, I_{D} = -100 \mu$	ıA	V <sub>S</sub> = 1.65 V			61	Ω	
				$V_{S} = 2.3 \text{ V}$			50		
				V <sub>S</sub> = 3 V			44		
			V <sub>-IN</sub> = 0.8 V, V <sub>S</sub> = 1.65 V	V <sub>+</sub> = 4.5 V			1.7	1	
		20 m)/ overdrive	v <sub>-IN</sub> = 0.6 v, v <sub>S</sub> = 1.65 v	V <sub>+</sub> = 3 V			3.9		
	20-mV overdrive	V <sub>-IN</sub> = V <sub>+</sub> , V <sub>S</sub> = 1.65 V	V <sub>+</sub> = 4.5 V			1			
			V <sub>-IN</sub> = V <sub>+</sub> , V <sub>S</sub> = 1.05 V	V <sub>+</sub> = 3 V			3.9		
				V <sub>+</sub> = 4.5 V			1.2		
			$V_{-IN} = 0.8 \text{ V}, V_S = 1.65 \text{ V}$	$V_{+} = 3 V$			2.7	μs	
		50-mV overdrive		V <sub>+</sub> = 2.5 V			6.2		
	Enable time			V <sub>+</sub> = 4.5 V			1		
t <sub>EN</sub>	Enable time		$V_{-IN} = V_{+}, V_{S} = 1.65 V$	V <sub>+</sub> = 3 V			2.4		
				V <sub>+</sub> = 2.5 V			5.3		
		100 m)/ quardriva		V <sub>+</sub> = 4.5 V			0.8		
			$V_{-IN} = 0.8 \text{ V}, V_S = 1.65 \text{ V}$ ive	V <sub>+</sub> = 3 V			1.4		
				V <sub>+</sub> = 2.5 V			5		
		100-mV overdrive		V <sub>+</sub> = 4.5 V			0.7		
			$V_{-IN} = V_{+}, V_{S} = 1.65 V$	V <sub>+</sub> = 3 V			1.3		
				V <sub>+</sub> = 2.5 V			4.7		
			V 00VV 405V	V <sub>+</sub> = 4.5 V			4.4		
		20 ) /	$V_{-IN} = 0.8 \text{ V}, V_S = 1.65 \text{ V}$	V <sub>+</sub> = 3 V			12		
		20-mV overdrive	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V <sub>+</sub> = 4.5 V			3.5		
			$V_{-IN} = V_{+}, V_{S} = 1.65 \text{ V}$	V <sub>+</sub> = 3 V			6.1		
				V <sub>+</sub> = 4.5 V			4.1		
			$V_{-IN} = 0.8 \text{ V}, V_S = 1.65 \text{ V}$	$V_{+} = 3 V$			9.6	]	
		FO m)/ overdrive		V <sub>+</sub> = 2.5 V			5.3		
	Disable time	50-mV overdrive		V <sub>+</sub> = 4.5 V			2.5	5 μs 2 2 6 7	
t <sub>DIS</sub>	Disable time		$V_{-IN} = V_{+}, V_{S} = 1.65 V$	V <sub>+</sub> = 3 V			3.2		
				V <sub>+</sub> = 2.5 V			5.2		
				V <sub>+</sub> = 4.5 V			4.6		
			$V_{-IN} = 0.8 \text{ V}, V_S = 1.65 \text{ V}$	V <sub>+</sub> = 3 V			6.7		
		100 m)/ overdrive		V <sub>+</sub> = 2.5 V			5.2		
		100-mV overdrive		V <sub>+</sub> = 4.5 V			1.9		
			$V_{-IN} = V_{+}, V_{S} = 1.65 \text{ V}$	V <sub>+</sub> = 3 V			2.8		
				V <sub>+</sub> = 2.3 V			4.9		


Copyright © 2007–2009, Texas Instruments Incorporated

Submit Documentation Feedback



### PARAMETER MEASUREMENT INFORMATION







# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXS03121DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2FR	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2019

# TAPE AND REEL INFORMATION





Α0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS03121DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

www.ti.com 25-Sep-2019



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS03121DRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0



PLASTIC SMALL OUTLINE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated