DLP[®] 0.3 WVGA Chipset

Data Manual



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Literature Number: DLPZ005A January 2012-Revised February 2015

Contents

1	Intro	duction	<u>5</u>
	1.1	Features	<u>5</u>
	1.2	Applications	. <u>5</u>
	1.3	Purpose	<u>5</u>
2	Gloss	sary	7
3	Devid	e Description	7
4		rol Interface	
5	Syste	em Input Interfaces	10
6		em Output Interfaces	
7		em Support Interfaces	
	7.1	DLPC300 Reference Clock	
8	DMD	Interfaces	
	8.1	DLPC300-to-DLP3000 Control Interface	
9	Printe	ed Circuit Board (PCB) System Design Considerations for mDDR and DMD Interfaces	
	9.1	Printed Circuit Board Design Guidelines	16
	9.2	Printed Circuit Board Layer Stackup Geometry	
	9.3	Signal Layers	
	9.4	Routing Constraints	
	9.5	Termination Requirements	
10	Revis	sion History	



3-1	Chipset Block Diagram	<u>8</u>
3-2	System Block Diagram	<u>9</u>
5-1	Parallel Interface Mode Bit Mapping	11
5-2	BT.656 Interface Mode Bit Mapping	11

List of Tables

7-1	Active Signals – Mobile DDR Synchronous DRAM (mDDR)	13
7-2	Active Signals – DLPC300 Serial Configuration Flash PROM	14
8-1	Active Signals – DLPC300-to-DLP3000 Digital Data Interface	<u>15</u>
9-1	PCB General Recommendations for mDDR and DMD Interfaces	<u>16</u>
9-2	PCB Layer Stackup Geometry for mDDR and DMD Interfaces	<u>16</u>
9-3	Signal Length Routing Constraints for mDDR and DMD Interfaces	<u>17</u>
9-4	High-Speed Signal Matching Requirements for mDDR and DMD Interfaces	<u>17</u>
9-5	Termination Requirements for mDDR and DMD Interfaces	<u>18</u>



DLP® 0.3 WVGA Chipset

1 Introduction

1.1 Features

- Enables High-Performance Optical Imaging With DMD
 - 0.3-Inch (7.62-mm) Micromirror Diagonal Array
 - 608 × 684 Array of Aluminum Micromirrors, 7.6µm Pitch
 - ±12° Micromirror Tilt Angle
 - Side Illumination for Optimized Efficiency
 - Highly Efficient in Visible Light
 - (420 nm–700 nm):
 - Window Transmission 97% (Single Pass, Through Two Window Surfaces)
 - Micromirror Reflectivity, 88%
 - Array Diffraction Efficiency, 86%
 - Array Fill Factor, 92%
 - Multi-Mode, 24-Bit Input Port:
 - Supports Parallel RGB With Pixel Clock up to 33.5 MHz and 3 Input-Color Bit-Depth Options:
 - 24-bit RGB888 or 4:4:4 YCrCb888
 - 18-bit RGB666 or 4:4:4 YCrCb666
 - 16-bit RGB565 or 4:2:2 YCrCb
 - Supports 8-Bit BT.565 Bus Mode With Pixel Clock up to 33.5 MHz
- Pattern Input Mode
 - One-to-One Mapping of Input Data to

1.2 Applications

- Machine Vision
- Industrial Inspection
- 3D Modeling/Design
- Automated Fingerprint Identification
- Facial Recognition
- Dental Scanning
- Orthopaedics

1.3 Purpose

Micromirrors

- 1-Bit Binary Pattern Rates up to 4000-Hz
- 8-Bit Grayscale Pattern Rates up to 120-Hz
- Video Input Mode with Pixel Data Processing
 - Supports 1Hz to 60Hz Frame Rates
 - Programmable Degamma
 - Spatial-Temporal Multiplexing (Dithering)
 - Automatic Gain Control
 - Color Space Conversion
- Output Trigger Signal for Synchronizing with Camera, Sensor, or Other Peripherals
- External Memory Support:
 - 166-MHz Mobile DDR SDRAM
 - 33.3-MHz Serial FLASH
- Solid-State Illumination Interface (LED):
 - Supports Three Independent Channels, E.g., Red, Green, and Blue LEDs
- System Control:
 - I²C Interface for Device Control
 - Programmable Splash Screens
 - Programmable LED Current and Sync Control
 - Integrated DMD Reset Driver Circuitry to Simplify System Design
- Prosthetics
- Augmented Reality
- Embedded Display
- Interactive Display
- Information Overlay
- Photo-Stimulation
- Virtual Gauges

This document provides a description of the 0.3 WVGA chipset components and function, interconnect information for the individual chipset components, and system-level design guidelines to ensure proper function of the 0.3 WVGA chipset components.



Related Documents


DOCUMENT	TI LITERATURE NUMBER
DLP3000 0.3 WVGA Series 220 DMD data sheet	DLPS022
DLPC300 Digital Controller for the DLP3000 data sheet	DLPS023
DLPC300 Programmer's Guide	DLPU004

2 Glossary

DDR	Double data rate
LVDS	Low-voltage differential signaling
DLP®	Digital light processing
DMD	Digital micromirror device
DVI	Digital video interface
WVGA	Wide VGA (video graphics array), 854×480 resolution
PROM	Programmable read-only memory
PWM	Pulse width modulation
SDRAM	Synchronous dynamic random-access memory
SPI	Serial peripheral interface
USB	Universal serial bus
l ² C	Inter-Integrated circuit bus, multi-master serial communication bus invented by Philips
EDID	Extended Display Identification Data
mDDR	Mobile Double-Data Rate RAM
RGB	Red, green, and blue
РСВ	Printed circuit board

3 Device Description

DLP 0.3 WVGA Chipset



The DLP 0.3 WVGA chipset consists of two individual components:

- <u>DLP3000</u> 0.3 WVGA series 220 DMD
- DLPC300 DLP3000 controller
- Plus two additional components:
- SPI serial configuration flash loaded with the DLPC300 Configuration and Support Firmware
- Mobile DDR SDRAM

Detailed specifications for the components can be found in the individual component data sheets.

Figure 3-1 illustrates the connectivity between the individual components in the chipset, which include the following internal chipset interfaces:

- DLPC300 to DLP3000 data and control interface (DMD pattern data)
- DLPC300 to DLP3000 micromirror array reset control interface
- DLPC300 to mobile DDR SDRAM
- DLPC300 to SPI serial flash




Figure 3-1. Chipset Block Diagram

Figure 3-2 illustrates the connectivity between the chipset and other key system-level components, which include the following external chipset interfaces:

- Data Interface, consisting of:
 - 24-bit data bus (PDATA[23:0])
 - Vertical sync signal (VSYNC)
 - Horizontal sync signal (HSYNC)
 - Data valid signal (DATAEN)
 - Data clock signal (PCLK)
 - Data mask (PDM)
- Control Interface, consisting of:
- I²C signals (SCL and SDA)
 - Park signal (PARK)
 - Reset signal (RESET)
 - Oscillator signals (PLL_REFCLK)
- Mobile DDR SDRAM interface (mDDR)



- Serial configuration flash interface
- Illumination driver control interface




Figure 3-2. System Block Diagram

4 Control Interface

The 0.3 WVGA chipset is supported by a set of I²C commands to control its operation. The I²C commands allow users to control in real-time or configure the 0.3 WVGA chipset. For example, the I²C commands have functions to set the LED drive current or display splash screens stored in serial flash memory.

For more details about the specific functions and features, see the *DLPC300 Programmers Guide*, TI literature number <u>DLPU004</u>. Other related documents are listed in .

5 System Input Interfaces

The 0.3 WVGA Chipset supports a single 24-bit parallel RGB interface for data transfers from another device. The system input also requires that proper configuration of the PARK and RESET inputs to ensure reliable operation.

See the DLPC300 data sheet (TI literature number <u>DLPS023</u>) for detailed specifications for each of the following interfaces.

Data Interface

The data Interface is a digital video input port with up to 24-bit RGB, and has a nominal I/O voltage of 3.3 V. The data interface also supports a 24-bit BT656 video interface. As shown in Figure 3-2 (system block diagram), the data Interface can be configured to connect to a video decoder device or an external processor through an 8-, 16-, 18-, or 24-bit parallel interface.

provides a description of the signals associated with the data interface.

Active orginals Data internace							
SIGNAL NAME	DESCRIPTION						
PDATA(0:23) 24-bit data inputs (8 bits for each of the red, green, and blue chan							
PCLK Pixel clock; all input signals on data interface are synchronized with this cl							
VSYNC	Vertical sync						
HSYNC	Horizontal sync						
DATAEN	Input data valid						
PDM	Parallel data mask						

Active Signals – Data Interface

Maximum and minimum input timing specifications are provided in the Parallel Interface Timing Requirements of the DLPC300 data sheet. The mapping of the red-, green-, and blue-channel data bits is shown in Figure 5-1.

Parallel Bus Mode – RGB 4:4:4 Source

PD	PD ATA(15:0) – RGB 565 Mapping to RGB888														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
¥	V	\downarrow	¥	•	¥	V	V		V	¥	•	V	V	V	V
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	GO	B4	B3	B2	B1	BO

PD ATA(17:0) - RGB666 Mapping to RGB888

15 14

13 12 11 10

		-						-									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\downarrow		•	¥	V	•	¥	V	•	¥	¥	V	•	v	V	V	¥	¥
R5	R4	R3	R2	R1	R0	G5	G4		G2	G1		B5	B4	B3	B2	B1	В0

9

PDATA(15:0) of the Input Pixel data bus Bus Assignment Mapping Data bit mapping on the DLPC300

PDATA(17:0) of the Input Pixel data bus Bus Assignment Mapping Data bit mapping on the DLPC300

PDATA(23:0) of the Input Pixel data bus Bus Assignment Mapping Data bit mapping on the DLPC300

Parallel Bus Mode - YCrCb 4:2:2 Source

PD ATA(23:0) - RG B888 Mapping

19 18

17 16

20

23

22 21




Figure 5-1. Parallel Interface Mode Bit Mapping




Figure 5-2. BT.656 Interface Mode Bit Mapping

Control Interface

The 0.3 WVGA chipset supports I²C commands through the control interface. The control interface allows another master processor to send commands to the 0.3 WVGA chipset to query system status or perform real-time operations, such as, LED driver current settings. The DLPC300 offers two different slave addresses. The I2C_ADDR_SEL pin provides the ability to select an alternate set of 7-bit I²C slave address. If I2C_ADDR_SEL is low, then the DLPC300 slave address is 1Bh. If I2C-ADDR_SEL pin is high, then the DLPC300 slave address is 1Dh. See the *DLPC300 Programmer's Guide* (TI literature number DLPU004) for detailed information about these operations.

provides a description for active signals used by the DLPC300 to support the I²C interface.

Copyright © 2012-2015, Texas Instruments Incorporated

Active Signals – I²C Interface

SIGNAL NAME	DESCRIPTION
SCL	I ² C clock. Bidirectional open-drain signal
SDA	I ² C data. Bidirectional open-drain signal

6 System Output Interfaces

There are two primary output interfaces: illumination driver control interface and sync outputs.

Illumination Interface

An illumination interface is provided that supports up to a three (3) channel LED driver.

The illumination interface provides signals that support: LED driver enable, LED enable, LED enable select, and PWM signals to control the LED current. describes the active signals for the illumination interface.

SIGNAL NAME	DESCRIPTION
LED_ENABLE	LED enable
LEDDRV_ON	LED driver master enable
LED_SEL(1:0)	Red, Green, or Blue LED enable select
RED_EN	Red LED enable
GREEN_EN	Green LED enable
BLUE_EN	Blue LED enable
RPWM	Red LED PWM signal used to control the LED current
GPWM	Green LED PWM signal used to control the LED current
BPWM	Blue LED PWM signal used to control the LED current

Active Signals – Illumination Interface



7 System Support Interfaces

There are three system support interfaces provided by the 0.3 WVGA chipset:

- Mobile DDR synchronous DRAM (mDDR)
- Serial configuration non-volatile FLASH
- System reference clock

7.1 DLPC300 Reference Clock

The DLPC300 requires a 16.667-MHz 1.8-V external input from an oscillator. This signal is the 0.3 WVGA chipset reference clock from which the majority of the interfaces derive their timing. This includes mDDR SDRAM, DMD interfaces, and serial interfaces.

See the DLPC300 data sheet (TI literature number DLPS023) for reference clock specifications.

Mobile DDR Synchronous DRAM (mDDR)

The 0.3 WVGA chipset relies on the use of mobile DDR SDRAM to store DMD formatted patterns. The SDRAM interface is a 16-bit wide bus and nominally operates at a frequency of 166 MHz. The data bus is routed in a point-to-point fashion between the DLPC300 and the mDDR devices, where each data line only makes a single connection between the DLPC300 and the mDDR device.

Listed below are the compatibility requirements for the mDDR:

SDRAM memory Type: Mobile DDR

Size: 128 M-bit minimum. DLPC300 can only address 128 Mb. Use of larger memories requires bit A13 to be grounded

Organization: N x 16-bits wide with 4 equally sized banks

Burst Length: 4

Refresh period: ≥64 ms

Speed Grade t_{CK}: 6 ns max

CAS Latency (CL): 3 clocks

t_{RCD}: 3 clocks

t_{RP}: 3 clocks

Table 7-1 describes the signals for the SDRAM interface.

SIGNAL NAME	DESCRIPTION
MEM_A(0:12)	13-bit address bus
MEM_BA(0:1)	Bank select signals
MEM_CKE	Clock enable
MEM_CAS	Column address strobe
MEM_RAS	Row address strobe
MEM_CS	Chip select
MEM_WE	Write enable
MEM_LDQS	R/W data strobe for lower byte
MEM_LDM	Write data mask for lower byte
MEM_UDQS	R/W data strobe for upper byte
MEM_UDM	Write data mask for upper byte
MEM_DQ(0:15)	16-bit data bus
MEM_CLK_N	Negative signal of the differential clock pair
MEM_CLK_P	Positive signal of the differential clock pair

Table 7-1. Active Signals – Mobile DDR Synchronous DRAM (mDDR)

Copyright © 2012-2015, Texas Instruments Incorporated

DLPC300 Serial Configuration Flash PROM

The DLPC300 requires configuration information to be available at each system power up. The serial configuration FLASH PROM stores the system design configuration default settings of the 0.3 WVGA chipset. The actual configuration file can be downloaded from <u>DLPR300 product folder</u>. This configuration file is for a 64-Mbit serial FLASH PROM.

The serial FLASH PROM can be programmed by holding the DLPC300 in reset (driving DLPC300's RESET pin low). When the DLPC300 is in reset, the SPI interface is tri-stated, allowing another device to drive the SPI signals to program the serial FLASH PROM.

DLPC300 uses a fixed SPI clock and does not support the normal (slow) read opcode. The DLPC300 also assumes the SPI FLASH supports address auto-incrementing for all read operations. The DLPC300 does not have any specific page, block or sector size requirements.

The DLPC300 does not drive the HOLD (active-low hold) or WP (active-low write protect) pins on the flash device, and thus these pins should be tied to a logic high on the PCB via an external pullup.

The DLPC300 supports 1.8-, 2.5- or 3.3-V serial FLASH devices with a separate supply for the FLASH interface, VCC_FLSH. Therefore, VCC_FLSH must be supplied with the corresponding voltage.

Table 7-2 describes the signals used to support this interface.

Table 7-2. Active Signals – DLPC300 Serial Configuration Flash PROM

SIGNAL NAME	DESCRIPTION
SPIDOUT	Serial configuration flash data output (from DLPC300 to flash)
SPIDIN	Serial configuration flash data input (from flash to DLPC300)
SPICLK	Serial configuration flash clock
SPICS0	Serial configuration flash chip select

See Figure 3-1 for detailed connection between the DLPC300 and serial flash PROM.

DLPC300 Reference Clock

The DLPC300 requires a 16.667-MHz, 1.8-V crystal for its reference clock. This is the 0.3 WVGA chipset reference clock from which the majority of interfaces derive their clock, including mDDR and DMD interfaces.

See the DLPC300 data sheet (TI literature number DLPS023) for reference clock specifications.



8 DMD Interfaces

DLPC300 to DLP3000 Digital Data

The DLPC300 provides the DMD pattern data to the DMD over a double data rate (DDR) interface.

Table 8-1 describes the signals used for this interface.

Table 8-1. Active Signals – DLPC300-to-DLP3000 Digital Data Interface

DLPC300 SIGNAL NAME	DLP3000 SIGNAL NAME
DMD_D(14:0)	DATA(14:0)
DMD_DCLK	DCLK

8.1 DLPC300-to-DLP3000 Control Interface

The DLPC300 provides the control data to the DMD over a serial bus.

describes the signals used for this interface.

Active Signals – DEI COUVIO DEI SUOV COntrol Internace			
DLPC300 SIGNAL NAME	DLP3000 SIGNAL NAME	DESCRIPTION	
DMD_SAC_BUS	SAC_BUS	DMD stepped-address control (SAC) bus data	
DMD_SAC_CLK	SAC_CLK	DMD stepped-address control (SAC) bus cloc	
DMD_LOADB	LOADB	DMD data load signal	
DMD_SCTRL	SCTRL	DMD data serial control signal	
DMD_TRC	TRC	DMD data toggle rate control	

Active Signals – DLPC300 to DLP3000 Control Interface

DLPC300-to-DLP3000 Micromirror Reset Control Interface

The DLPC300 controls the micromirror clock pulses in a manner to ensure proper and reliable operation of the DMD.

describes the signals used for this interface.

Active orginals Der obbe-to-Der bood micrommitor Reset oontrol interface			
DLPC300 SIGNAL NAME DLP3000 SIGNAL NAME		DESCRIPTION	
DMD_DRC_BUS	DRC_BUS	DMD reset control serial bus	
DMD_DRC_OE	DRC_OE	DMD reset control output enable	
DMD_DRC_STRB	DRC_STRB	DMD reset control strobe	

Active Signals – DLPC300-to-DLP3000 Micromirror Reset Control Interface

9 Printed Circuit Board (PCB) System Design Considerations for mDDR and DMD Interfaces

The 0.3 WVGA chipset is a high-performance (high-frequency and high-bandwidth) set of components. This section provides PCB guidelines to ensure proper operation of the 0.3 WVGA chipset with respect to the mobile DDR memory and the DMD interface.

9.1 Printed Circuit Board Design Guidelines

The PCB design may vary depending on system design. The following table provides general recommendations on the PCB design.

Table 9-1. PCB General Recommendations for mDDR and DMD Interfaces

DESCRIPTION	RECOMMENDATION	
Configuration	Asymmetric dual stripline	
Etch thickness (T)	0.5-oz. (0.18-mm thick) copper	
Single-ended signal impedance	50 Ω (± 10%)	
Differential signal impedance	100 Ω differential (± 10%)	

9.2 Printed Circuit Board Layer Stackup Geometry

The PCB layer stack may vary depending on system design. However, careful attention is required in order to meet design considerations listed in the following sections. Table 9-2 provides general guidelines for the mDDR and DMD interface stackup geometry.

PARAMETER	DESCRIPTION	RECOMMENDATION
Reference plane 1	Ground plane for proper return	
Er	Dielectirc FR4	4.2 (nominal)
H1	Signal trace distance to reference plane 1	5 mil (0.127 mm)
H2	Signal trace distance to reference plane 2	34.2 mil (0.869 mm)
Reference plane 2	I/O power plane or ground	

Table 9-2. PCB Layer Stackup Geometry for mDDR and DMD Interfaces

9.3 Signal Layers

The PCB signal layers should follow these recommendations:

- Layer changes should be minimized for single-ended signals.
- Individual differential pairs can be routed on different layers, but the signals of a given pair should not change layers.
- Stubs should be avoided.
- Only voltage or low-frequency signals should be routed on the outer layers, except as noted previously in this document.
- Double data rate signals should be routed first.

9.4 Routing Constraints

In order to meet the specifications listed in the following tables, typically the PCB designer must route these signals manually (not using automated PCB routing software). In case of length matching requirements, the longer signals should be routed in a serpentine fashion, keeping the number of turns to a minimum and the turn angles no sharper than 45 degrees. Avoid routing long traces all around the PCB.

16 P

SIGNALS	MAX SIGNAL SINGLE- BOARD ROUTING LENGTH	MAX SIGNAL MULTI- BOARD ROUTING LENGTH
DMD_D(14:0), DMD_CLK, DMD_TRC, DMD_SCTRL, DMD_LOADB, DMD_OE, DMD_DRC_STRB, DMD_DRC_BUS, DMD_SAC_CLK, and DMD_SAC_BUS	4 in (10.15 cm)	3.5 in (8.8891 cm)
MEM_CLK_P, MEM_CLK_N, MEM_A(12:0), MEM_BA(1:0), MEM_CKE, MEM_CS, MEM_RAS, MEM_CAS, and MEM_WE	2.5 in (6.35 cm)	Not recommended
MEM_DQ(15:0), MEM_LDM, MEM_UDM, MEM_LDQS, MEM_UDQS	1.5 in (3.81 cm)	Not recommended

Table 9-3. Signal Length Routing Constraints for mDDR and DMD Interfaces

Each high-speed, single-ended signal must be routed in relation to its reference signal, such that a constant impedance is maintained throughout the routed trace. Avoid sharp turns and layer switching while keeping lengths to a minimum. The following signals should follow these signal matching requirements.

Table 9-4. High-Speed Signal Matching Requirements for mDDR and DMD Interfaces

SIGNALS	REFERENCE SIGNAL	MAX MISMATCH	UNIT
DMD_D(14:0), DMD_TRC, DMD_SCTRL, DMD_LOADB, DMD_OE,	DMD_DCLK	±500 (12.7)	mil (mm)
DMD_DRC_STRB, DMD_DRC_BUS	DMD_DCLK	±750 (19.05)	mil (mm)
DMD_SAC_CLK	DMD_DCLK	±500 (12.7)	mil (mm)
DMD_SAC_BUS	DMD_SAC_CLK	±750 (19.05)	mil (mm)
MEM_CLK_P	MEM_CLK_N	±150 (3.81)	mil (mm)
MEM_DQ(7:0), MEM_LDM	MEM_LDQS	±300 (7.62)	mil (mm)
MEM_DQ(15:8), MEM_UDM	MEM_UDQS	±300 (7.62)	mil (mm)
MEM_A(12:0), MEM_BA(1:0), MEM_CKE, MEM_CS, MEM_RAS, MEM_CAS, MEM_WE	MEM_CLK_P, MEM_CLK_N	±1000 (25.4)	mil (mm)
MEM_LDQS, MEM_UDQS	MEM_CLK_P, MEM_CLK_N	±300 (7.62)	mil (mm)

9.5 Termination Requirements

Table 9-5 lists the termination requirements for the DMD and mDDR interfaces.

For applications where the routed distance of the mDDR or DMD signal can be kept less than 0.75 inches, then this signal is short enough not to be considered a transmission line and should not need a series terminating resistor.

 Table 9-5. Termination Requirements for mDDR and DMD Interfaces

SIGNALS	SYSTEM TERMINATION
DMD_D(14:0), <u>DMD_CLK, D</u> MD_TRC, DMD_SCTRL, DMD_LOADB, DMD_DRC_STRB, DMD_DRC_BUS, DMD_SAC_CLK, and DMD_SAC_BUS	Terminated at source with 10- Ω to 30- Ω series resistor. 30 Ω is recommended for most applications as this minimizes over/under-shoot and reduces EMI.
MEM_CLK_P and MEM_CLK_N	Terminated at source with $30-\Omega$ series resistor. The pair should also be terminated with an external $100-\Omega$ differential termination across the two signals as close to the mDDR as possible.
MEM_DQ(15:0), MEM_LDM, MEM_UDM, MEM_LDQS, MEM_UDQS	Terminated with $30-\Omega$ series resistor located midway between the two devices
MEM_A(12:0), MEM_BA(1:0), MEM_CKE, MEM_CS, MEM_RAS, MEM_CAS, and MEM_WE	Terminated at the source with a 30- Ω series resistor



10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (January 2012) to Revision A	Page
Changed Figure 3-1 pin name From: GPIO4_INTF To: INIT_DONE	<u></u>

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated