## **TSB41BA3 Errata**

ERRATA ID	PROBLEM DESCRIPTION	<b>RESOLUTION / WORK-AROUNDS</b>
1. BOSS Arbitration Issue	Symptom A bus-reset may occur in certain topologies when 1394b BOSS arbitration is in use. <u>Occurrences</u> This issue is only possible if three or more BOSS-arbitration capable nodes are connected through a 1394b connection. To be BOSS-arbitration capable a node must have a 1394b PHY and a 1394b Link using the 1394b PHY-Link interface connec- tion. If a narrow timing window is violated (dependent on cable lengths and/or mixed speed bus hops), then a middle node may detect a packet collision, causing a state-timeout. The state timeout causes a bus reset. Repetitive occurrences result in repetitive bus resets. <u>Example Topologies</u> A) Mixing short and long cable lengths. A BOSS arbitration issue may occur in the middle node: S1008 4.5m B S1008 100m B	<ul> <li>A. Use 1394a Link Layer Controllers. If the network only consists of nodes using 1394a Link Layers, then BOSS arbitration is not utilized; gap delays are maintained and therefore are not affected by this errata.</li> <li>B. In nodes that do not have a link, dsable BOSS arbitration (e.g., force the BMODE pin to the logic 0 state).</li> </ul>

ERRATA ID	PROBLEM DESCRIPTION	RESOLUTION / WORK-AROUNDS
	B) Mixing bus hop speeds. Either transition node ("B <sub>T</sub> ") may have a BOSS arbitration issue:	
	<ul> <li><u>Detailed Example Situation</u></li> <li>Refer to the diagram below.</li> <li>1. Node #2 transmits a high-speed packet that ends an Async</li> </ul>	
	<ol> <li>Node #2 transmits a high-speed packet that ends an Async Subaction or the lsoch period.</li> <li>Node #2 advances the Async phase (no requests pending for the current phase).</li> <li>Node #0 has a bus request pending for the new phase.</li> <li>Node #2 sends an Async grant.</li> </ol>	

ERRATA ID	PROBLEM DESCRIPTION	RESOLUTION / WORK-AROUNDS
	<ul> <li>5. The Async grant is forwarded through a senior node (Node #1) and down through a junior connection to Node #0.</li> <li>6. If a narrow timing window is violated, then the middle node (Node #1) will detect a packet collision, causing a state-timeout while forwarding the grant to the next node. The state-timeout will cause a bus reset.</li> </ul>	
	NODE 2 NODE 1 NODE 0 TX ACK GRANT RX DATA PREFIX IDLE COLLISION	
2. Missing Subaction Gap Issue	SymptomWhen nonroot 1394b nodes request transactions and do not receive an Ack (missing-Ack timeout occurs) the 1394b Link Layer is only sent an Arbitration Reset gap indicator rather than a both the Subaction gap and Arbitration Reset gap indicators. Some Link Layer controllers hang if the Subaction gap indicator is not received.Occurrences This does not occur with TI Link Layers and has only been ob- served by one other Link Layer manufacturer.	Instruct the Link Layer Controller to use 1394a mode for the PHY-Link interface.

	ERRATA ID	PROBLEM DESCRIPTION	RESOLUTION / WORK-AROUNDS
3.	Cycle Start Concate- nation Issue	<u>Symptom</u> When the PHY-Link interface is in the 1394a mode (BMODE terminal is logic 0) cycle start concatenation only works at S100. Furthermore, only one Isoch packet per Iso interval is allowed unless all Isoch packets are S100.	<ul> <li>Configure the Link Layer Controller to only transmit one Isoch packet per Iso interval and do one (or both) of the following:</li> <li>A. Disable cycle-start packet concatenation in the Link-Layer Controller.</li> <li>B. Clear the EAA and EMC CFR register bits in the TSB41BA3. These bits are cleared by chip reset (default).</li> </ul>
4.	Incorrect PHY repeater delay.	Table 3 in the datasheet lists the PHY repeater <i>Delay</i> parameter as 144 + (delay x 20) ns and the <i>Delay</i> field as 0. The <i>Delay</i> field default is 4b'1111 (0xF) and not enough bits are available to accurately reflect the worst-case PHY repeater delay (5 bits are needed). The worst-case PHY repeater delay is 538 ns, 310 ns and 196 ns for S100, S200 and S400, respectively.	System designers may need to evaluate overall packet transfer time from worst-case nodes. Completely daisy-chained topologies at S100 may exceed the 1394a specified worst-case subaction gap timeout limit. Star or Hub ap- proaches are usually within design timeout limits.
5.	V <sub>OH</sub> (min) not met at 3.3 V <sub>DD</sub> (min)	The V <sub>OH</sub> does not meet the minimum level specified (2.8 V) when the 3.3 V <sub>DD</sub> supply is at minimum (3.0 V).	

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated