ARM Core
Cortex™-M4 (AT520) and Cortex-M4F (AT521)

Errata Notice

This document contains confirmed errata in supported releases up to and including revision r0p1 of Cortex-M4
Proprietary notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Non Confidential.

Web address

http://www.arm.com/
Feedback on the product
If you have any comments or suggestions about this product, contact your supplier giving:
- The product name
- A concise explanation of your comments.

Feedback on this document
If you have any comments on about this document, please send email to support-cores@arm.com giving:
- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.
Contents

INTRODUCTION 5

ERRATA SUMMARY TABLE 7

ERRATA - CATEGORY 1 8

There are no Errata in this Category 8

ERRATA - CATEGORY 2 9

752770: Interrupted loads to SP can cause erroneous behaviour 9

ERRATA - CATEGORY 3 11

There are no Errata in this Category 11

ERRATA - SYSTEM 12

740454: BRCHSTAT may be non-optimal in some cases 12
Introduction

Scope
This document describes errata categorised by level of severity. Each description includes:

- a unique defect tracking identifier
- the current status of the defect
- where the implementation deviates from the specification and the conditions under which erroneous behavior occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a ‘work-around’ where possible

Categorisation of Errata
Errata recorded in this document are split into three levels of severity:

Category 1  Behavior that is impossible to work around and that severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.

Category 2  Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications.

Category 3  Behavior that was not the originally intended behavior but should not cause any problems in applications.

Implementation  Errata that are of particular interest to those implementing the product and that have no software implications

System  Errata or possible issues that have system implications and therefore should be considered by system designers
## Change Control

**14 Jan 2011: Changes in Document v3**

<table>
<thead>
<tr>
<th>Page</th>
<th>Status</th>
<th>ID</th>
<th>Cat</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>New</td>
<td>752770</td>
<td>Cat 2</td>
<td>Interrupted loads to SP can cause erroneous behaviour</td>
</tr>
</tbody>
</table>

**29 Jun 2010: Changes in Document v2**

<table>
<thead>
<tr>
<th>Page</th>
<th>Status</th>
<th>ID</th>
<th>Cat</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>New</td>
<td>740454</td>
<td></td>
<td>System BRCHSTAT may be non-optimal in some cases</td>
</tr>
</tbody>
</table>

**22 Dec 2009: Changes in Document v1**

There are no errata contained in this version.
## Errata Summary Table

The errata associated with this product affect product versions as below. A cell shown thus `[X]` indicates that the defect affects the revision shown at the top of that column.

<table>
<thead>
<tr>
<th>ID</th>
<th>Cat</th>
<th>Summary of Erratum</th>
<th>r0p0</th>
<th>r0p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>752770</td>
<td>Cat 2</td>
<td>Interrupted loads to SP can cause erroneous behaviour</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>740454</td>
<td>System</td>
<td>BRCHSTAT may be non-optimal in some cases</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>
Errata - Category 1

There are no Errata in this Category
Errata - Category 2

**752770:** Interrupted loads to SP can cause erroneous behaviour

**Status**

Fault status: Cat 2, Present in: r0p0,r0p1, Open.

**Description**

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behaviour can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

1. LDR SP,[Rn],#imm
2. LDR SP,[Rn,#imm]!
3. LDR SP,[Rn,#imm]
4. LDR SP,[Rn]
5. LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

1. LDR SP,[Rn],#imm
2. LDR SP,[Rn,#imm]!

**Conditions**

1. An LDR is executed, with SP/R13 as the destination
2. The address for the LDR is successfully issued to the memory system
3. An interrupt is taken before the data has been returned and written to the stack-pointer.

**Implications**

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.
Workaround

Both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack-pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.
Errata - Category 3

There are no Errata in this Category
**Errata - System**

**740454: BRCHSTAT may be non-optimal in some cases**

**Status**


Fault status: System, Present in: r0p0, Fixed in r0p1.

**Description**

Cortex-M4 performs branch speculation based on decode time branches. This can mean that a fetch access may not actually be required if the speculation is incorrect. The BRCHSTAT output of the core can be used to optimise the operation of memory controllers or prefetchers in the cases where the speculation is incorrect. BRCHSTAT can indicate if a decode time branch is conditional, and therefore being speculated on, and in the next cycle it will indicate whether the branch is taken or not which can be used to determine whether the fetch access can be discarded or not. With this erratum the core may incorrectly indicate a branch as not being speculated, and therefore required, when in fact it may be a speculative fetch access. This means that the external memory system does not have an opportunity to discard the access and improve the system performance. This is not a functional erratum; it is a slight performance erratum.

**Conditions**

1. BRCHSTAT is being used in the memory system to help improve access performance
2. BRCHSTAT is being used to discard speculated fetch accesses
3. Wait states are present in the instruction fetches
4. A branch is present in an IT block
5. A stall is inserted before the branch (for example, the branch has not been fetched yet)
6. The branch is speculated and not taken but BRCHSTAT indicates it is not conditional

**Implications**

Since BRCHSTAT may indicate a branch is not conditional when it really is then the memory system believes that the fetch is required and therefore has no opportunity to cancel the unnecessary access. This is therefore a performance rather than a functional erratum.

**Workaround**

No workaround is possible.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning such use. Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any damages arising out of the use of TI products in such safety-critical applications.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>DSP</td>
<td>Industrial</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Medical</td>
</tr>
<tr>
<td>Interface</td>
<td>Security</td>
</tr>
<tr>
<td>Logic</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Transportation and Automotive</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

TI E2E Community Home Page: e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated