TMS320VC5509
Digital Signal Processor
Silicon Errata

SPRZ006E
August 2001 – Revised August 2004
REVISION HISTORY

This revision history highlights the technical changes made to SPRZ006D to generate SPRZ006E.

Scope: This document has been reviewed for technical accuracy; the technical content is up-to-date as of the specified release date.

<table>
<thead>
<tr>
<th>PAGE(S) NO.</th>
<th>ADDITIONS/CHANGES/DELETIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Section 1.1:</td>
</tr>
<tr>
<td></td>
<td>– replaced “Quality and Reliability Conditions” section with “Device and Development-Support Tool Nomenclature” section</td>
</tr>
</tbody>
</table>
## Contents

1. **Introduction** ........................................................................................................... 7
   1. **Device and Development-Support Tool Nomenclature** ........................................... 7
   1. **Revision Identification** .......................................................................................... 8
2. **Usage Notes** ............................................................................................................ 9
   1. **RTC: Seconds Alarm Functionality** ....................................................................... 9
3. **Known Design Marginality/Exceptions to Functional Specifications** ......................... 10
   1. **Summary of Advisories** ....................................................................................... 10
   2. **CPU Advisories** ................................................................................................. 15
      - **CPU_1** While Repeat Instruction Not Implemented ........................................... 15
      - **CPU_2** Modification of Block Repeat Count Registers Not Pipeline-Protected ........ 15
      - **CPU_3** Branch Out of an Active Block Repeat .................................................. 16
      - **CPU_4** Limited Parallelization of Single Memory Operand Instructions ................. 17
      - **CPU_5** IVPD Not Pipeline-Protected Against RESET, INTR, or TRAP Instructions . 17
      - **CPU_6** Pending Interrupts During Wake-up From IDLE ........................................ 18
      - **CPU_7** Modification of Extended 7 Bits of Auxiliary Registers is Not Pipeline-Protected 18
      - **CPU_8** SP Modification in 32-Bit Stack Mode Followed by SSP Move is Not Pipeline-Protected 19
      - **CPU_9** Nonparallel D-Unit Swap Executed Conditionally Does Not Null Execution Correctly 20
      - **CPU_10** Accumulator Use by AU or in Program Control Flow Paralleled With an Accumulator Move 20
      - **CPU_11** A-Unit SWAP in Parallel With D-Unit SWAP ........................................... 21
      - **CPU_12** Dual-Write to the Same Address With a Bypass Read From the Same Address in Memory 22
      - **CPU_13** Parallel Register Comparison and Move Execution Involving A-Unit / D-Unit ........ 22
      - **CPU_15** Dual Push of TAx and ACx Registers Not Pipeline-Protected ..................... 23
      - **CPU_16** Parallel Operation of a Push and Pop of an Extended Addressing Register .... 23
      - **CPU_17** Parallel Operation of Extended Register Load With a 16-bit Address/Data Register Load 24
      - **CPU_20** Compare and Branch Instruction in 40-Bit ALU Can Return Wrong Comparison Result 25
      - **CPU_21** Bit Test/Modify to/from I/O Space Via Parallel Execution ......................... 26
      - **CPU_22** Dual-Read or Dual-Write With Readport() or Writeport() Qualifier ............... 27
      - **CPU_23** Parallel Execution of a Program Unit Store With Any Other Memory Store .... 27
      - **CPU_24** TCx Bit Corrupted by Single Register Comparison Instruction ...................... 28
      - **CPU_25** Conditional Return Paralleled With Memory Store .................................... 29
      - **CPU_26** E-Bus Write Data Corrupted When AC3 Load in Parallel With E-Bus Write Instruction 29
      - **CPU_27** Smem Push/Pop Instructions Fail When Smem is *port(#k16) .......................... 30
      - **CPU_28** MAR Instruction Using T0 May Fail When the C54CM Bit is Set (= 1) ............ 30
      - **CPU_29** Move Instructions Referencing Cmem and Smem Using the *port(#k16) Modifier 31
      - **CPU_30** Interrupt During Conditional Execution Instruction Sequence Corrupts Program Counter 32
      - **CPU_31** AR3 Update Not Pipeline-Protected After BK03 Write When AR3LC = 1 .......... 33
      - **CPU_32** Parallel Execution of Register Bit Pair Test Instruction ................................. 33
      - **CPU_33** SATD Causes Saturation on Logical Shifts With AND, OR, and XOR Instructions 34
      - **CPU_34** Byte Write Followed by Word or Long-Word Read Not Pipeline-Protected ........ 34
      - **CPU_35** Destination Conflicts for Bit Set/Clear/Complement Instructions .................... 35
CPU_36  Destination Conflicts When TAx Load in Parallel With Register Comparison .................................................. 35
CPU_37  Maximum and Minimum Comparison Instructions Not Pipeline-Protected ......................................................... 36
CPU_38  Sequence of Compare Instructions Executes Incorrectly ...................................................................................... 36
CPU_39  High-Byte Load Corrupted by Write Stall .......................................................... 37
CPU_40  LMS Instruction Rounds Incorrectly ............................................................................................................. 38
CPU_41  M40 Affects Smem Instruction (Smem = Smem+k16) Carry Generation ......................................................... 38
CPU_42  MDP/DP/XSP/SP Updates Not Pipeline-Protected for Extended Register Loads ........................................... 39
CPU_43  BKxx and BOFxx Updates Not Pipeline-Protected to MAR Instruction ......................................................... 40
CPU_44  XSP Update Not Pipeline-Protected Against Direct Addressing ............................................................... 40
CPU_45  Bypass from E-Bus With Stall in AC1 Phase ................................................................................................. 41
CPU_46  BRCx Read Within Loop Corrupted ............................................................................................................. 41
CPU_47  Parallel Execution of Exponent or Normalization Instructions ................................................................. 42
CPU_48  Updates of T1 in *(ARx +/- T1) With Dual Access Not Pipeline-Protected When ARMS = 1 ....................... 42
CPU_49  Extended Register Move in Parallel With T value Reference in the D-Unit ..................................................... 43
CPU_50  Parallel Execution of TAx, Smem = pop() Failure ......................................................................................... 43
CPU_51  False Bus Error Indication on Conditional Dual-Memory Access to MMR Space ........................................ 44
CPU_52  Lmem = pair(TAx) in Parallel With TAx Update in Execute Phase ............................................................ 45
CPU_53  ACx, dst2 = pop() in Parallel With ACy = k4/-k4/k16 ..................................................................................... 45
CPU_54  DP Update by bit(ST0,#8–0) Followed by XDP Move is Not Pipeline-Protected ........................................ 46
CPU_55  AR0 is Not Pipeline-Protected When Read by coef(*(CDP+T0)) With C54CM = 1 .................................... 47
CPU_56  ARMS Bit Incorrectly Affects *(ARn+T1) in Parallel With Another DAGEN Instruction ............................ 48
CPU_57  TRNx Register Not Updated ............................................................................................................................ 48
CPU_58  Parallel Instruction Pair if (cond = false) execute (D_Unit) || pshboth(xsrc) Corrupts Stack ............................ 49
CPU_59  Return From Interrupt (RETI) Does Not Work as Second Parallel Instruction ........................................ 49
CPU_60  BRC1 Preceding Nested Block Repeat is Not Protected .............................................................................. 50
CPU_61  MAC operation is Affected by an M40 Qualifier Instruction Executed in Parallel .......................................... 51
CPU_62  TAx, Acy = pop() || TAz = k4/-k4 Does Not Update TAx ............................................................................... 51
CPU_63  No Pipeline Protection Between Modification of C54CM Bit and Nested Blockrepeat ................................ 52
CPU_64  Wrong Value Loaded During Read of BRC0 in Nested Blockrepeat ....................................................... 53
CPU_65  BFBit is Cleared by return || far() With C54CM=1 ...................................................................................... 54
CPU_66  Call and Return Are Not Pipeline-Protected Against C54CM Bit Update ...................................................... 55
CPU_67  BRC0/1 Read Near End of Blockrepeat is Corrupted by INTR at End of Blockrepeat ................................. 56
CPU_68  BRAF Access Followed by Interrupt is Not Pipeline-Protected ................................................................. 57
CPU_69  Conditional D_Unit Execution of MMR Write With False Condition Corrupts MMR ................................. 58
CPU_70  Corrupted Read of BRC0/1 Near the End of a Blockrepeat ............................................................................ 58
CPU_71  Potential Pipeline Corruption During Interrupts ........................................................................................... 59
CPU_72  C54CM Bit Update and *CDP With TO Index is Not Pipeline-Protected ....................................................... 60
CPU_73  Certain Instructions Not Pipeline-Protected From Resets .............................................................................. 61
CPU_74  Tx Not Protected When Paralleled With Extended Register Instruction .................................................... 62
CPU_75  MMR Writes to ST0 and ST2 Are Not Pipeline-Protected Against Interrupts ............................................. 62
CPU_76  DELAY Smem Does Not Work With Circular Addressing ........................................................................ 63
CPU_77  D-Unit Instruction Not Protected From ST2 Update ....................................................................................... 63
CPU_78  Assembler Does Not Detect Violation of Max Local Repeat Block Size ...................................................... 64
CPU_79  IDLE Cannot Copy the Content of ICR to ISTR ........................................................................................... 64
CPU_80  SP/SSP Access Followed by a Conditional Execute is Not Protected Against Interrupts ............................ 65
CPU_86  Corruption of CSR or BRCx Register Read When Executed in Parallel With Write ............................. 66
CPU_91 C16, XF, and HM Bits not Reinitialized by Software Reset ......................................................... 66
CPU_93 Interrupted Conditional Execution After Memory Write May Execute Unconditionally in the D-Unit .......................................................... 67
CPU_94 Interrupted Conditional Execution After Long Memory-Mapped Register Write is Executed Unconditionally in the D Unit / AD Unit ..................................... 68
CPU_97 "LCRPC = Lmem || Lmem = LCRPC" May Not Work Correctly ............................................................ 68
CPU_99 "return-int" (Under Fast - Ret Config) May Lead to Some Instructions Not Working Correctly .................... 70
CPU_108 Long (32-Bit) Read From MMR Gets Corrupted ............................................................................. 72
CPU_109 Bus Error Issued on Byte Access to I/O Space With Address Range 0x0 to 0x5f ................................. 73

3.3 Device-Level Advisories .............................................................................................................. 74
DL_1 Writes to Peripheral Registers Not Pipeline-Protected ................................................................. 74
DL_2 Software Modification of MPNMC Bit is Not Pipeline-Protected .................................................. 74
DL_3 CLKOUT Output Cannot be Disabled Through ST3_55 Register .................................................... 74
DL_6 Die ID Register Requires TCK (JTAG) Held High to be Read Correctly ......................................... 75
DL_7 RETI Instruction may Affect the XF State ....................................................................................... 75
DL_9 USB and DMA Do Not IDLE ........................................................................................................ 75
DL_10 First Word of Data on Consecutive DMA Transmissions Using McBSP is Lost ......................... 76
DL_11 If Bit 2 of Idle Control Register is Not Set, Device Fails to Enter Maximum Idle State ............. 76
DL_12 Rev ID Register Shows Incorrect Silicon Revision Number ......................................................... 76
DL_13 System Register (SYSR) Cannot be Read or Written ................................................................. 77
DL_14 Glitch on External Bus Configuration .......................................................................................... 77
DL_15 Heavy CPU Activity on USB Registers May Stall DMA Channels Servicing Other Peripherals .... 78

3.4 Bootloader Advisories ............................................................................................................... 79
BL_1 Boot Mode Selection Fails ........................................................................................................ 79
BL_3 USB Bootloader Returns Incorrect DescriptorType Value When String Descriptors are Requested by the Host ................................................................. 79

3.5 Direct Memory Access (DMA) Advisories ...................................................................................... 80
DMA_1 Early Sync Event Stops Block Transfer .................................................................................... 80
DMA_2 DMA Does Not Support Burst Transfers From EMIF to EMIF ................................................ 80
DMA_3 SYNC Bit Not Held Active for the Entire DMA Transfer ........................................................... 80
DMA_4 DMA Half-Frame Interrupt Occurs at Element (N/2+1) Instead of (N/2) ............................... 81
DMA_5 DMA Peripheral Does Not Idle When DMAI Bit Field is Set in IDLEC Configuration Register .... 81

3.6 External Memory Interface (EMIF) Advisories ............................................................................ 82
EMIF_3 Asynchronous Interface May Fail When HOLD = 0 and ARDY Input is Used ......................... 82
EMIF_7 Setup Period Can be Reduced by One Cycle Under Certain Conditions .............................. 82
EMIF_8 ARDY Pin Requires Strong Pullup Resistor ............................................................................. 82
EMIF_9 External Memory Write After Read Reversal ......................................................................... 83
EMIF_10 Block Write Immediately Following a Block Read May Cause Data Corruption .................... 83
EMIF_11 EMIF Asynchronous Access Hold = 0 is Not Valid for Strobe > 3 ........................................... 84
EMIF_12 8-Bit Asynchronous Mode on 5509 EMIF Not Supported ..................................................... 84
EMIF_13 After Changing CE Control Registers and Disabling SDRAM Clock in Divide-by-8 and Divide-by-16 Modes, Asynchronous Access Followed by SDRAM Access Will Not Supply a Ready Signal to CPU .................................................. 85
3.7 Enhanced Host Port Interface (EHPI) Advisories

EHPI_2 Falling Edge of HRDY is Delayed Several CPU Clock Cycles
EHPI_3 DSPINT Interrupt Missed by the CPU
EHPI_4 EHPI Selection in Bus Selection Register Prevents the Device From Entering IDLE3

3.8 Real-Time Clock (RTC) Advisories

RTC_1 RTC Fails to Oscillate External Crystal
RTC_2 RTC Does Not Generate an Alarm Every Second
RTC_3 RTC Interrupts are Perceived by the User as Happening One Second Before
RTC_4 Any Year Ending in 00 Will Appear as a Leap Year
RTC_5 Midnight and Noon Transitions Do Not Function Correctly in 12h Mode

3.9 Universal Serial Bus (USB) Advisories

USB_1 USB I/O Does Not Power Down When the Clock Domain is Idled
USB_2 CPU Might Miss Back-to-Back USB Interrupts When CPU Speed is Less Than or Equal to 24 MHz
USB_3 Supply Ripple Can Affect USB Communication
USB_4 Bus Keeper Enable Bit of Bus Selection Register Enables USB I/O Cells and All Internal Pullup and Pulldown Resistors
USB_5 USB Input Cell Does Not Power Down When USB is Placed in IDLE
USB_6 CPU Read/Write to USB Module may Return Incorrect Result if the USB Clock is Running Slower Than Recommended Speed (48 MHz)

3.10 Watchdog Timer Advisories

WT_1 Watchdog Timer Fails to Reset the Device Upon Timer Expiration if CPU is Running Faster Than Input Clock (PLL Multiplier > 1)

3.11 Inter-Integrated Circuit (I2C) Advisories

I2C_1 I2C 10-Bit Addressing Access Fails to Generate the Correct Clock
I2C_2 NACK Sets the BUSY Bit, Even if the Bus is not Busy
I2C_3 ARDY Interrupt is Not Generated Properly in Non-Repeat Mode if STOP Bit is Set
I2C_4 I2C START or STOP Condition Empties Unread Slave DXR
I2C_5 Repeated Start Mode Does Not Work
I2C_6 Bus Busy Bit Does Not Reflect the State of the I2C Bus When the I2C is in Reset
I2C_7 I2C Slave DRR Overwritten by New Data
I2C_8 DMA Receive Synchronization Pulse Gets Generated Incorrectly

3.12 Multichannel Buffered Serial Port (McBSP) Advisories

MCBSP_1 McBSP May Not Generate a Receive Event to DMA When Data Gets Copied From RSR to DRR

3.13 Hardware Accelerator Advisories

HWA_1 Pixel Interpolation Hardware Accelerator

3.14 Power Management Advisories

PM_1 Repeated Interrupts During CPU Idle

4 Documentation Support
1 Introduction

This document describes the silicon updates to the functional specifications for the TMS320VC5509. The updates are applicable to:

- TMS320VC5509 (144-pin LQFP, PGE suffix)
- TMS320VC5509 (179-pin MicroStar BGA™, GHH suffix)

The advisory numbers in this document are not always sequential. Some advisory numbers have been removed as they do not apply to the device revisions specified in this document. When items are moved or deleted, the remaining numbers remain the same and are not resequenced.

1.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device’s electrical specifications
- **TMP** Final silicon die that conforms to the device’s electrical specifications but has not completed quality and reliability verification
- **TMS** Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

“Developmental product is intended for internal evaluation purposes.”

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI’s standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.
1.2 Revision Identification

The device revision can be determined by the lot trace code marked on the top of the package. The locations for the lot trace codes for the PGE and the GHH packages are shown in Figure 1 and Figure 2, respectively. The location of other markings may vary per device. Table 1 shows how to determine the silicon revision from the lot trace code.

Qualified devices in the PGE package are marked with the letters “TMS” at the beginning of the device name, while nonqualified devices in the PGE package are marked with the letters “TMX” or “TMP” at the beginning of the device name. Similarly, qualified devices in the GHH package are marked with the letters “DV” at the beginning of the device name, and nonqualified devices in the GHH package are marked with the letters “XDV” or “PDV” at the beginning of the device name.

![Lot trace code with D](image1)

Figure 1. Example, Typical Lot Trace Code for TMS320VC5509 (PGE)

![Lot trace code with 100](image2)

Figure 2. Example, Typical Lot Trace Code for TMS320VC5509 (GHH)
### Table 1. Determining Silicon Revision From Lot Trace Code

<table>
<thead>
<tr>
<th>Lot Trace Code</th>
<th>Silicon Revision</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>C (second letter in prefix is C)</td>
<td>Indicates Silicon Revision C</td>
<td></td>
</tr>
<tr>
<td>D (second letter in prefix is D)</td>
<td>Indicates Silicon Revision D</td>
<td>Units marked REV 2.1 refer to revision D devices.</td>
</tr>
<tr>
<td>F (second letter in prefix is F)</td>
<td>Indicates Silicon Revision F</td>
<td>Units marked REV 3.1 refer to revision F devices.</td>
</tr>
</tbody>
</table>

**NOTE:** Revision E is an internal revision and is not available to customers.

## 2 Usage Notes

Usage Notes highlight and describe particular situations where the device's behavior may not match the presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These notes will be incorporated into future documentation updates for the device (such as the device-specific data sheet), and the behaviors they describe will not be altered in future silicon revisions.

### RTC: Seconds Alarm Functionality

On the 5509 device, the Seconds Alarm Register (RTCSECA) cannot be used to generate an alarm every second, but the update-ended interrupt can.

The Real-Time Clock (RTC) executes an update cycle once per second to update the current time in the time/calendar registers:

- Seconds Register (RTCSEC)
- Minutes Register (RTCMIN)
- Hours Register (RTCHOUR)
- Day of the Week and Day Alarm Register (RTCDAYW)
- Day of the Month (Date) Register (RTCDAYM)
- Month Register (RTCMONTH)
- Year Register (RTCYEAR)

At the end of every update cycle, the RTC sets the update-ended interrupt flag (UF) in the Interrupt Flag Register (RTCINTFL). If the update-ended interrupt enable bit (UIE) in the Interrupt Enable Register (RTCINTEN) is set to 1, an interrupt request is sent to the CPU.
3 Known Design Marginality/Exceptions to Functional Specifications

3.1 Summary of Advisories

Table 2 provides a quick reference of all advisories by number, silicon revision affected, and lists their respective page location.

Table 2. Quick Reference Table

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU_1</td>
<td>While Repeat Instruction Not Implemented</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_2</td>
<td>Modification of Block Repeat Count Registers Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_3</td>
<td>Branch Out of an Active Block Repeat</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_4</td>
<td>Limited Parallelization of Single Memory Operand Instructions</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_5</td>
<td>JVPD Not Pipeline-Protected Against RESET, INTR, or TRAP Instructions</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_6</td>
<td>Pending Interrupts During Wake-up From IDLE</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_7</td>
<td>Modification of Extended 7 Bits of Auxiliary Registers is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_8</td>
<td>SP Modification in 32-Bit Stack Mode Followed by SSP Move is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_9</td>
<td>Nonparallel D-Unit Swap Executed Conditionally Does Not Null Execution Correctly</td>
<td>Revisions C, D, F</td>
<td>20</td>
</tr>
<tr>
<td>CPU_10</td>
<td>Accumulator Use by AU or in Program Control Flow Paralleled With an Accumulator Move</td>
<td>Revisions C, D, F</td>
<td>20</td>
</tr>
<tr>
<td>CPU_11</td>
<td>A-Unit SWAP in Parallel With D-Unit SWAP</td>
<td>Revisions C, D, F</td>
<td>21</td>
</tr>
<tr>
<td>CPU_12</td>
<td>Accumulator SWAP in Parallel With the Accumulator Modification</td>
<td>Revisions C, D, F</td>
<td>21</td>
</tr>
<tr>
<td>CPU_13</td>
<td>Dual-Write to the Same Address With a Bypass Read From the Same Address in Memory</td>
<td>Revisions C, D, F</td>
<td>22</td>
</tr>
<tr>
<td>CPU_14</td>
<td>Parallel Register Comparison and Move Execution Involving A-Unit / D-Unit</td>
<td>Revisions C, D, F</td>
<td>22</td>
</tr>
<tr>
<td>CPU_15</td>
<td>Dual Push of TAx and ACx Registers Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>23</td>
</tr>
<tr>
<td>CPU_16</td>
<td>Parallel Operation of a Push and Pop of an Extended Addressing Register</td>
<td>Revisions C, D, F</td>
<td>23</td>
</tr>
<tr>
<td>CPU_17</td>
<td>Parallel Operation of Extended Register Load With a 16-bit Address/Data Register Load</td>
<td>Revisions C, D, F</td>
<td>24</td>
</tr>
<tr>
<td>CPU_20</td>
<td>Compare and Branch Instruction in 40-Bit ALU Can Return Wrong Comparison Result</td>
<td>Revisions C, D, F</td>
<td>25</td>
</tr>
<tr>
<td>CPU_21</td>
<td>Bit Test/Modify to/from I/O Space Via Parallel Execution</td>
<td>Revisions C, D, F</td>
<td>25</td>
</tr>
<tr>
<td>CPU_22</td>
<td>Dual-Read or Dual-Write With Readport() or Writeport() Qualifier</td>
<td>Revisions C, D, F</td>
<td>27</td>
</tr>
<tr>
<td>CPU_23</td>
<td>Parallel Execution of a Program Unit Store With Any Other Memory Store</td>
<td>Revisions C, D, F</td>
<td>27</td>
</tr>
<tr>
<td>CPU_24</td>
<td>TCx Bit Corrupted by Single Register Comparison Instruction</td>
<td>Revisions C, D, F</td>
<td>26</td>
</tr>
<tr>
<td>CPU_25</td>
<td>Conditional Return Paralleled With Memory Store</td>
<td>Revisions C, D, F</td>
<td>26</td>
</tr>
<tr>
<td>CPU_26</td>
<td>E-Bus Write Data Corrupted When AC3 Load in Parallel With E-Bus Write Instruction</td>
<td>Revisions C, D, F</td>
<td>26</td>
</tr>
<tr>
<td>CPU_27</td>
<td>Smem Push/Pop Instructions Fail When Smem is *port(#k16)</td>
<td>Revisions C, D, F</td>
<td>30</td>
</tr>
<tr>
<td>CPU_28</td>
<td>MAR Instruction Using T0 May Fail When the C54CM Bit is Set (=1)</td>
<td>Revisions C, D, F</td>
<td>30</td>
</tr>
<tr>
<td>CPU_29</td>
<td>Move Instructions Referencing Cmem and Smem Using the *port(#k16) Modifier</td>
<td>Revisions C, D, F</td>
<td>31</td>
</tr>
<tr>
<td>CPU_30</td>
<td>Interrupt During Conditional Execution Instruction Sequence Corrupts Program Counter</td>
<td>Revisions C, D, F</td>
<td>32</td>
</tr>
<tr>
<td>CPU_31</td>
<td>AR3 Update Not Pipeline-Protected After BK03 Write When AR3LC = 1</td>
<td>Revisions C, D, F</td>
<td>33</td>
</tr>
<tr>
<td>CPU_32</td>
<td>Parallel Execution of Register Bit Pair Test Instruction</td>
<td>Revisions C, D, F</td>
<td>33</td>
</tr>
<tr>
<td>CPU_33</td>
<td>SATD Causes Saturation on Logical Shifts With AND, OR, and XOR Instructions</td>
<td>Revisions C, D, F</td>
<td>34</td>
</tr>
<tr>
<td>CPU_34</td>
<td>Byte Write Followed by Word or Long-Word Read Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>34</td>
</tr>
<tr>
<td>Advisory Number</td>
<td>Advisory</td>
<td>Revision(s) Affected</td>
<td>Page</td>
</tr>
<tr>
<td>-----------------</td>
<td>--------------------------------------------------------------------------</td>
<td>----------------------</td>
<td>------</td>
</tr>
<tr>
<td>CPU_35</td>
<td>Destination Conflicts for Bit Set/Clear/Complement Instructions</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_36</td>
<td>Destination Conflicts When TAx Load in Parallel With Register Comparison</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_37</td>
<td>Maximum and Minimum Comparison Instructions Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_38</td>
<td>Sequence of Compare Instructions Executes Incorrectly</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_39</td>
<td>High-Byte Load Corrupted by Write Stall</td>
<td>Revisions C, D, F</td>
<td>37</td>
</tr>
<tr>
<td>CPU_40</td>
<td>LMS Instruction Rounds Incorrectly</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_41</td>
<td>M40 Affects Smem Instruction (Smem = Smem+k16) Carry Generation</td>
<td>Revisions C, D, F</td>
<td>38</td>
</tr>
<tr>
<td>CPU_42</td>
<td>MDP/DP/XSP/SP Updates Not Pipeline-Protected for Extended Register Loads</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_43</td>
<td>BKxx and BOFxx Updates Not Pipeline-Protected to MAR Instruction</td>
<td>Revisions C, D, F</td>
<td>10</td>
</tr>
<tr>
<td>CPU_44</td>
<td>XSP Update Not Pipeline-Protected Against Direct Addressing</td>
<td>Revisions C, D, F</td>
<td>10</td>
</tr>
<tr>
<td>CPU_45</td>
<td>Bypass from E-Bus With Stall in AC1 Phase</td>
<td>Revisions C, D, F</td>
<td>11</td>
</tr>
<tr>
<td>CPU_46</td>
<td>BRCx Read Within Loop Corrupted</td>
<td>Revisions C, D, F</td>
<td>11</td>
</tr>
<tr>
<td>CPU_47</td>
<td>Parallel Execution of Exponent or Normalization Instructions</td>
<td>Revisions C, D, F</td>
<td>12</td>
</tr>
<tr>
<td>CPU_48</td>
<td>Updates of T1 in *(ARx +/- T1) With Dual Access Not Pipeline-Protected When ARMS = 1</td>
<td>Revisions C, D, F</td>
<td>12</td>
</tr>
<tr>
<td>CPU_49</td>
<td>Extended Register Move in Parallel With Tx Reference in the D-Unit</td>
<td>Revisions C, D, F</td>
<td>13</td>
</tr>
<tr>
<td>CPU_50</td>
<td>Parallel Execution of TAx, Smem = pop() Failure</td>
<td>Revisions C, D, F</td>
<td>13</td>
</tr>
<tr>
<td>CPU_51</td>
<td>False Bus Error Indication on Conditional Dual-Memory Access to MMR Space</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_52</td>
<td>Lmem = pair(TAx) in Parallel With TAx Update in Execute Phase</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_53</td>
<td>ACx, dst2 = pop() in Parallel With ACy = k4/-k4/k16</td>
<td>Revisions C, D, F</td>
<td>15</td>
</tr>
<tr>
<td>CPU_54</td>
<td>DP Update by bit(ST0,#8–0) Followed by XDP Move is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>16</td>
</tr>
<tr>
<td>CPU_55</td>
<td>AR0 is Not Pipeline-Protected When Read by coef(**(CDP+T0)) With C54CM = 1</td>
<td>Revisions C, D, F</td>
<td>17</td>
</tr>
<tr>
<td>CPU_56</td>
<td>ARMS Bit Incorrectly Affects *(ARn+T1) in Parallel With Another DAGEN Instruction</td>
<td>Revisions C, D, F</td>
<td>18</td>
</tr>
<tr>
<td>CPU_57</td>
<td>TRNx Register Not Updated</td>
<td>Revisions C, D, F</td>
<td>18</td>
</tr>
<tr>
<td>CPU_58</td>
<td>Parallel Instruction Pair if (cond = false) execute (D_Unit)</td>
<td></td>
<td>pshboth(xsrc) Corrupts Stack</td>
</tr>
<tr>
<td>CPU_59</td>
<td>Retum From Interrupt (RETI) Does Not Work as Second Parallel Instruction</td>
<td>Revisions C, D, F</td>
<td>19</td>
</tr>
<tr>
<td>CPU_60</td>
<td>BRC1 Preceding Nested Block Repeat is Not Protected</td>
<td>Revisions C, D, F</td>
<td>30</td>
</tr>
<tr>
<td>CPU_61</td>
<td>MAC Operation is Affected by an M40 Qualifier Instruction Executed in Parallel</td>
<td>Revisions C, D, F</td>
<td>31</td>
</tr>
<tr>
<td>CPU_62</td>
<td>TAx, Acy = pop()</td>
<td></td>
<td>TAz = k4/~k4 Does Not Update TAx</td>
</tr>
<tr>
<td>CPU_63</td>
<td>No Pipeline Protection Between Modification of C54CM Bit and Nested Blockrepeat</td>
<td>Revisions C, D, F</td>
<td>32</td>
</tr>
<tr>
<td>CPU_64</td>
<td>Wrong Value Loaded During Read of BRC0 in Nested Blockrepeat</td>
<td>Revisions C, D, F</td>
<td>33</td>
</tr>
<tr>
<td>CPU_65</td>
<td>BRAF Bit is Cleared by return</td>
<td></td>
<td>far() With C54CM = 1</td>
</tr>
<tr>
<td>CPU_66</td>
<td>Call and Return Are Not Pipeline-Protected Against C54CM Bit Update</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>CPU_67</td>
<td>BRC0/1 Read Near End of Blockrepeat is Corrupted by INTR at End of Blockrepeat</td>
<td>Revisions C, D, F</td>
<td>36</td>
</tr>
<tr>
<td>CPU_68</td>
<td>BRAF Access Followed by Interrupt is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>37</td>
</tr>
<tr>
<td>CPU_69</td>
<td>Conditional D_Unit Execution of MMR Write With False Condition Corrupts MMR</td>
<td>Revisions C, D, F</td>
<td>38</td>
</tr>
<tr>
<td>CPU_70</td>
<td>Corrupted Read of BRC0/1 Near the End of a Blockrepeat</td>
<td>Revisions C, D, F</td>
<td>38</td>
</tr>
<tr>
<td>CPU_71</td>
<td>Potential Pipeline Corruption During Interrupts</td>
<td>Revisions C, D</td>
<td>35</td>
</tr>
<tr>
<td>CPU_72</td>
<td>C54CM Bit Update and *(CDP With T0 Index is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>39</td>
</tr>
</tbody>
</table>
## Table 2. Quick Reference Table (Continued)

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CPU Advisories (Continued)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU_73</td>
<td>Certain Instructions Not Pipeline-Protected From Resets</td>
<td>Revisions C, D, F</td>
<td>61</td>
</tr>
<tr>
<td>CPU_74</td>
<td>Tx Not Protected When Paralleled With Extended Register Instruction</td>
<td>Revisions C, D, F</td>
<td>62</td>
</tr>
<tr>
<td>CPU_75</td>
<td>MMR Writes to ST0 and ST2 Are Not Pipeline-Protected Against Interrupts</td>
<td>Revisions C, D, F</td>
<td>62</td>
</tr>
<tr>
<td>CPU_76</td>
<td>DELAY Smem Does Not Work With Circular Addressing</td>
<td>Revisions C, D, F</td>
<td>63</td>
</tr>
<tr>
<td>CPU_77</td>
<td>D-Unit Instruction Not Protected From ST2 Update</td>
<td>Revisions C, D, F</td>
<td>63</td>
</tr>
<tr>
<td>CPU_78</td>
<td>Assembler Does Not Detect Violation of Max Local Repeat Block Size</td>
<td>Revisions C, D, F</td>
<td>64</td>
</tr>
<tr>
<td>CPU_79</td>
<td>IDLE Cannot Copy the Content of ICR to ISTR</td>
<td>Revisions C, D, F</td>
<td>64</td>
</tr>
<tr>
<td>CPU_84</td>
<td>SP/SSP Access Followed by a Conditional Execute Is Not Protected Against Interrupts</td>
<td>Revisions C, D, F</td>
<td>65</td>
</tr>
<tr>
<td>CPU_86</td>
<td>Corruption of CSR or BRCx Register Read When Executed in Parallel With Write</td>
<td>Revisions C, D, F</td>
<td>65</td>
</tr>
<tr>
<td>CPU_91</td>
<td>C16, X, and HM Bits not Reinitialized by Software Reset</td>
<td>Revisions C, D, F</td>
<td>66</td>
</tr>
<tr>
<td>CPU_93</td>
<td>Interrupted Conditional Execution After Memory Write May Execute Unconditionally in the D-Unit</td>
<td>Revisions C, D, F</td>
<td>66</td>
</tr>
<tr>
<td>CPU_94</td>
<td>Interrupted Conditional Execution After Long Memory-Mapped Register Write is Executed Unconditionally in the D Unit / AD Unit</td>
<td>Revisions C, D, F</td>
<td>66</td>
</tr>
<tr>
<td>CPU_97</td>
<td>“LCRPC = Lmem</td>
<td></td>
<td>Lmem = LCPRC” May Not Work Correctly</td>
</tr>
<tr>
<td>CPU_99</td>
<td>“return_int” (Under Fast - Ret Config) May Lead to Some Instructions Not Working Correctly</td>
<td>Revisions C, D, F</td>
<td>71</td>
</tr>
<tr>
<td>CPU_108</td>
<td>Long (32-Bit) Read From MMR Gets Corrupted</td>
<td>Revisions C, D, F</td>
<td>71</td>
</tr>
<tr>
<td>CPU_109</td>
<td>Bus Error Issued on Byte Access to I/O Space With Address Range 0x0 to 0x5f</td>
<td>Revisions C, D, F</td>
<td>71</td>
</tr>
<tr>
<td><strong>Device-Level Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DL_1</td>
<td>Writes to Peripheral Registers Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_2</td>
<td>Software Modification of MPNMC Bit is Not Pipeline-Protected</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_3</td>
<td>CLKOUT Output Cannot be Disabled Through ST3_55 Register</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_6</td>
<td>Die ID Register Requires TCK (JTAG) Held High to be Read Correctly</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_7</td>
<td>RETI Instruction may Affect the XF State</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_9</td>
<td>USB and DMA Do Not IDLE</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_10</td>
<td>First Word of Data on Consecutive DMA Transmissions Using McBSP is Lost</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_11</td>
<td>If Bit 2 of Idle Control Register is Not Set, Device Fails to Enter Maximum Idle State</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_12</td>
<td>Rev ID Register Shows Incorrect Silicon Revision Number</td>
<td>Revision F</td>
<td>72</td>
</tr>
<tr>
<td>DL_13</td>
<td>System Register (SYSR) Cannot be Read or Written</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_14</td>
<td>Glitch on External Bus Configuration</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
<tr>
<td>DL_15</td>
<td>Heavy CPU Activity on USB Registers May Stall DMA Channels Servicing Other Peripherals</td>
<td>Revisions C, D, F</td>
<td>72</td>
</tr>
</tbody>
</table>
## Table 2. Quick Reference Table (Continued)

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bootloader Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BL_1</td>
<td>Boot Mode Selection Fails</td>
<td>Revision C</td>
<td>73</td>
</tr>
<tr>
<td>BL_3</td>
<td>USB Bootloader Returns Incorrect Descriptor Type Value When String Descriptors are Requested by the Host</td>
<td>Revisions D, F</td>
<td>79</td>
</tr>
<tr>
<td><strong>Direct Memory Access (DMA) Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMA_1</td>
<td>Early Sync Event Stops Block Transfer</td>
<td>Revisions C, D, F</td>
<td>99</td>
</tr>
<tr>
<td>DMA_2</td>
<td>DMA Does Not Support Burst Transfers From EMIF to EMIF</td>
<td>Revisions C, D, F</td>
<td>99</td>
</tr>
<tr>
<td>DMA_3</td>
<td>SYNCh Bit Not Held Active for the Entire DMA Transfer</td>
<td>Revisions C, D, F</td>
<td>99</td>
</tr>
<tr>
<td>DMA_4</td>
<td>DMA Half-Frame Interrupt Occurs at Element (N/2+1) Instead of (N/2)</td>
<td>Revisions C, D, F</td>
<td>91</td>
</tr>
<tr>
<td>DMA_5</td>
<td>DMA Peripheral Does Not Idle When DMAI Bit Field is Set in IDLEC Configuration Register</td>
<td>Revisions C, D, F</td>
<td>91</td>
</tr>
<tr>
<td><strong>External Memory Interface (EMIF) Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EMIF_3</td>
<td>Asynchronous Interface May Fail When HOLD = 0 and ARDY Input is Used</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_7</td>
<td>Setup Period Can be Reduced by One Cycle Under Certain Conditions</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_8</td>
<td>ARDY Pin Requires Strong Pullup Resistor</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_9</td>
<td>External Memory Write After Read Reversal</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_10</td>
<td>Block Write Immediately Following a Block Read May Cause Data Corruption</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_11</td>
<td>EMIF Asynchronous Access Hold = 0 is Not Valid for Strobe &gt; 3</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_12</td>
<td>8-Bit Asynchronous Mode on 5509 EMIF Not Supported</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td>EMIF_13</td>
<td>After Changing CE Control Registers and Disabling SDRAM Clock in Divide-by-8 and Divide-by-16 Modes, Asynchronous Access Followed by SDRAM Access Will Not Supply a Ready Signal to CPU</td>
<td>Revisions C, D, F</td>
<td>92</td>
</tr>
<tr>
<td><strong>Enhanced Host Port Interface (EHPI) Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EHPI_2</td>
<td>Falling Edge of HRDY is Delayed Several CPU Clock Cycles</td>
<td>Revisions C, D, F</td>
<td>93</td>
</tr>
<tr>
<td>EHPI_3</td>
<td>DSPINT Interrupt Missed by the CPU</td>
<td>Revision C</td>
<td>93</td>
</tr>
<tr>
<td>EHPI_4</td>
<td>EHPI Selection in Bus Selection Register Prevents the Device From Entering IDLE3</td>
<td>Revisions C, D</td>
<td>93</td>
</tr>
<tr>
<td><strong>Real-Time Clock (RTC) Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTC_1</td>
<td>RTC Fails to Oscillate External Crystal</td>
<td>Revision C</td>
<td>93</td>
</tr>
<tr>
<td>RTC_2</td>
<td>RTC Does Not Generate an Alarm Every Second</td>
<td>Revisions C, D, F</td>
<td>93</td>
</tr>
<tr>
<td>RTC_3</td>
<td>RTC Interrupts are Perceived by the User as Happening One Second Before</td>
<td>Revisions C, D, F</td>
<td>93</td>
</tr>
<tr>
<td>RTC_4</td>
<td>Any Year Ending in 00 Will Appear as a Leap Year</td>
<td>Revisions C, D, F</td>
<td>93</td>
</tr>
<tr>
<td>RTC_5</td>
<td>Midnight and Noon Transitions Do Not Function Correctly in 12h Mode</td>
<td>Revisions C, D, F</td>
<td>93</td>
</tr>
<tr>
<td><strong>Universal Serial Bus (USB) Advisories</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_1</td>
<td>USB I/O Does Not Power Down When the Clock Domain is Idled</td>
<td>Revision C</td>
<td>94</td>
</tr>
<tr>
<td>USB_2</td>
<td>CPU Might Miss Back-to-Back USB Interrupts When CPU Speed is Less Than or Equal to 24 MHz</td>
<td>Revisions C, D, F</td>
<td>94</td>
</tr>
<tr>
<td>USB_3</td>
<td>Supply Ripple Can Affect USB Communications</td>
<td>Revisions C, D, F</td>
<td>94</td>
</tr>
<tr>
<td>USB_4</td>
<td>Bus Keeper Disable Bit in Bus Selection Register Enables USB I/O Cells and All Internal Pullup and Pulldown Resistors</td>
<td>Revisions C, D, F</td>
<td>94</td>
</tr>
<tr>
<td>USB_5</td>
<td>USB Input Cell Does Not Power Down When USB is Placed in IDLE</td>
<td>Revisions C, D, F</td>
<td>94</td>
</tr>
<tr>
<td>USB_6</td>
<td>CPU Read/Write to USB Module may Return Incorrect Result If the USB Clock is Running Slower Than Recommended Speed (48 MHz)</td>
<td>Revisions C, D, F</td>
<td>94</td>
</tr>
</tbody>
</table>
Table 2. Quick Reference Table (Continued)

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>WT_1</td>
<td>Watchdog Timer Fails to Reset the Device Upon Timer Expiration if CPU is Running Faster Than Input Clock (PLL Multiplier &gt;1)</td>
<td>Revision C</td>
<td>33</td>
</tr>
</tbody>
</table>

**Inter-Integrated Circuit (I²C) Advisories**

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_1</td>
<td>I²C 10-Bit Addressing Access Fails to Generate the Correct Clock</td>
<td>Revisions C, D, F</td>
<td>33</td>
</tr>
<tr>
<td>I2C_2</td>
<td>NACK Sets the BUSBUSY Bit, Even if the Bus is not Busy</td>
<td>Revisions C, D, F</td>
<td>33</td>
</tr>
<tr>
<td>I2C_3</td>
<td>ARDY Interrupt is not Generated Properly in Non-Repeat Mode if STOP Bit is Set</td>
<td>Revisions C, D, F</td>
<td>34</td>
</tr>
<tr>
<td>I2C_4</td>
<td>I²C START or STOP Condition Empties Unread Slave DXR</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>I2C_5</td>
<td>Repeated Start Mode Does Not Work</td>
<td>Revisions C, D, F</td>
<td>35</td>
</tr>
<tr>
<td>I2C_6</td>
<td>Bus Busy Bit Does Not Reflect the State of the I²C Bus When the I²C is in Reset</td>
<td>Revisions C, D, F</td>
<td>36</td>
</tr>
<tr>
<td>I2C_7</td>
<td>I²C Slave DRR Overwritten by New Data</td>
<td>Revisions C, D, F</td>
<td>37</td>
</tr>
<tr>
<td>I2C_8</td>
<td>DMA Receive Synchronization Pulse Gets Generated Falsely</td>
<td>Revisions C, D, F</td>
<td>37</td>
</tr>
</tbody>
</table>

**Multichannel Buffered Serial Port (McBSP) Advisories**

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCBSP_1</td>
<td>McBSP May Not Generate a Receive Event to DMA When Data Gets Copied From RSR to DRR</td>
<td>Revisions C, D, F</td>
<td>38</td>
</tr>
</tbody>
</table>

**Hardware Accelerator Advisories**

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>HWA_1</td>
<td>Pixel Interpolation Hardware Accelerator</td>
<td>Revisions C, D, F</td>
<td>39</td>
</tr>
</tbody>
</table>

**Power Management Advisories**

<table>
<thead>
<tr>
<th>Advisory Number</th>
<th>Advisory</th>
<th>Revision(s) Affected</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM_1</td>
<td>Repeated Interrupts During CPU Idle</td>
<td>Revisions C, D, F</td>
<td>101</td>
</tr>
</tbody>
</table>
3.2 CPU Advisories

**Advisory CPU_1**  
**While Repeat Instruction Not Implemented**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>The while repeat (cond &amp;&amp; (RPTC &amp; k8)) Instruction has not been implemented in 5509 Revisions C, D, and F. This instruction will be included in a future revision of the device.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>The assembler (versions 1.60 and later) will generate a REMARK when this instruction is used if Revisions C, D, and F silicon target is specified.</td>
</tr>
<tr>
<td>Workaround:</td>
<td>This instruction is supported in the VC5509 simulator. It can be used for code development for future 5509 silicon revisions, but should be avoided in code intended to run on Revisions C, D, and F silicon.</td>
</tr>
</tbody>
</table>

**Advisory CPU_2**  
**Modification of Block Repeat Count Registers Not Pipeline-Protected**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>The pipeline protection for the block repeat count registers (BRC0, BRC1, and BRS1) have not been fully implemented for the count registers supporting block repeat operations. If BRC0, BRC1 or BRS1 are modified inside an active block repeat loop, these registers may become corrupted if modified when there are less than seven cycles plus 16 bytes before the end of the block repeat. This requirement is applied to the repeat block and its associated count register. Example: BRC0 for the outer loop, BRC1 for the inner loop.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>The assembler (revisions 1.70 and later) will generate a REMARK if it finds a modification of the above registers within a repeat block.</td>
</tr>
<tr>
<td>Workaround:</td>
<td>Modification of these registers within an active block repeat should be avoided unless seven cycles plus 16 bytes can be specified between the register modification and the end of the block repeat. Be aware that active interrupts (and the returns from interrupt service routines) can alter block repeat loop timings and cause the seven cycle plus 16-byte requirement to be violated. To protect against this occurrence, the block repeat registers affected should not be modified inside an interrupt service routine.</td>
</tr>
</tbody>
</table>
Advisory CPU_3

Branch Out of an Active Block Repeat

Revision(s) Affected: Revisions C, D, and F

Details: When the C54CM mode bit is set to 1, program discontinuities (branch) from within an active repeat block to a destination within five bytes from the end of the repeat block may fail.

Example:
Blockrepeat:
    goto Label
Label:

Assembler Notification: The assembler (versions 1.70 and later) will attempt to determine if a branch occurs within a repeat block to outside the repeat block, and if so, will generate a remark for all labels within five bytes of that end of the block.

Workaround: Maintain at least five bytes of code between the end of the block repeat and the target of the branch. This can be useful code or NOPs.

Example:
Blockrepeat:
    goto Label
    nop
    nop
    nop
    nop
    nop
Label:
**Advisory CPU_4**

**Limited Parallelization of Single Memory Operand Instructions**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
Parallel operation of single memory operand instructions (Instruction1 || Instruction 2) is not yet supported when **both** of the following are true:

- **Instruction 1** is any of the following instructions:
  - TC1 = bit(Smem,k4), bit(Smem,k4) = #1 (algebraic assembly examples)
  - TC2 = bit(Smem,k4), bit(Smem,k4) = #1
  - TC1 = bit(Smem,k4), bit(Smem,k4) = #0
  - TC2 = bit(Smem,k4), bit(Smem,k4) = #0
  - TC1 = bit(Smem,k4), cbit(Smem,k4)
  - TC2 = bit(Smem,k4), cbit(Smem,k4)
  - bit(Smem,src) = #1
  - bit(Smem,src) = #0
  - cbit(Smem,src)
  - Smem = Smem & k16 (logical AND)
  - Smem = Smem | k16 (logical OR)
  - Smem = Smem ^ k16 (logical XOR)
  - Smem = Smem + k16 (logical AND)

- **Instruction 2** is any single memory operand write instruction

**Assembler Notification:** Assembler will detect this condition and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:** These instructions should not be executed in parallel. They can be executed sequentially with correct results.

---

**Advisory CPU_5**

**IVPD Not Pipeline-Protected Against RESET, INTR, or TRAP Instructions**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** If the DSP Interrupt vector pointer (IVPD) register is modified prior to execution of a RESET, INTR or TRAP instruction, the pipeline does not ensure that the vector pointer modification is made before the instructions are executed.

**Assembler Notification:** None

**Workaround:** Maintain at least seven cycles (either or useful code or NOPs) between modifications of the IVPD registers and execution of the RESET, INTR or TRAP instructions to allow the register modifications to complete the execute phase of the pipeline.
### Advisory CPU_6

**Pending Interrupts During Wake-up From IDLE**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Details:</strong></td>
<td>If the IDLE instruction is decoded while an interrupt is pending (an interrupt flag set in the IFR and the INTM bit is set), there will be a null cycle in the pipeline between the execution of the IDLE instruction and the instruction that follows it. The only effect of this behavior is that the instructions following the IDLE will execute one cycle later than if no interrupts were pending. There are no other effects on the accuracy of the surrounding code.</td>
</tr>
<tr>
<td><strong>Assembler Notification:</strong></td>
<td>None</td>
</tr>
<tr>
<td><strong>Workaround:</strong></td>
<td>Not applicable. There is no impact to customer functionality.</td>
</tr>
</tbody>
</table>

### Advisory CPU_7

**Modification of Extended 7 Bits of Auxiliary Registers is Not Pipeline-Protected**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Details:</strong></td>
<td>If an instruction performing an extended address register read in the execute phase of the pipeline is followed by an instruction that modifies the same extended address register in the address phase, then the destination of the first instruction will not be loaded with the correct value.</td>
</tr>
</tbody>
</table>
| **Algebraic assembly example:** | XAR1 = XAR0  
XAR0 = #0x123456 |
| **Mnemonic assembly example:** | MOV XAR0, XAR1  
AMAR *(#k),XAR0 |
| **Assembler Notification:** | Assembler (versions 1.70 and later) will attempt to recognize occurrences of this issue and generate a WARNING. |
| **Workaround:**       | At least three cycles (either useful code or NOPs) should be inserted between the register update in the address phase and the address register update in the execute phase. Alternatively, complete all extended address register updates to the address phase of the pipeline. |
| **Workaround examples:** | MOV XAR0, XAR1  
<instruction>  
<instruction>  
AMAR *(#k), XAR0  

or

AMOV XAR0, XAR1  
AMAR *(#k), XAR0 |
SP Modification in 32-Bit Stack Mode Followed by SSP Move is Not Pipeline-Protected

Revisions Affected: Revisions C, D, and F

Details: If an instruction that modifies the user stack pointer (SP) [which also automatically updates the system stack pointer (SSP) in 32-bit stack mode] is followed immediately by either a memory-mapped register access to the SSP, or an instruction access to the SSP, the contents of the destination register will be incorrect. This sequence is illustrated in the code example below:

Algebraic assembly example:

\[
\text{SP} = \text{SP} - 30 \\
\text{AR2} = \text{SSP}
\]

Mnemonic assembly example:

\[
\text{AADD} \ (-30), \text{SP} \\
\text{MOV} \ \text{SSP}, \text{AR2}
\]

In this example, the resulting contents of AR2 will be the old SSP value, not the updated value.

Assembler Notification: Assembler (versions 1.70 and later) will attempt to identify this problem and generate an ERROR.

Workaround: Instruction accesses of the SSP in 32-bit stack mode – Place one instruction or NOP between the stack modification and the access to the system stack pointer. In addition, interrupts should be prevented (disabled) during this three instruction sequence because the interrupt could cause the context to be saved when the SP has been updated but the SSP has not yet been updated.

Mnemonic assembly workaround example:

\[
\text{AADD} \ (-30), \text{SP} \\
\text{NOP} \\
\text{MOV} \ \text{SSP}, \text{AR2}
\]

MMR register accesses (using the mmap qualifier) of the SSP in 32-bit stack mode – Place two instructions or NOPs between the stack modification and the access to the system stack pointer. In addition, interrupts should be prevented (disabled) during this three instruction sequence because the interrupt could cause the context to be saved when the SP has been updated but the SSP has not yet been updated.

Mnemonic assembly workaround example:

\[
\text{AADD} \ (-30), \text{SP} \\
\text{NOP} \\
\text{NOP} \\
\text{MOV} \ \text{SSP}, \text{Smem} || \text{mmap}
\]

Or

Use the dual 16-bit stack mode. This exception only occurs in 32-bit stack mode. In 16-bit stack mode, the stack operation is correct with the following considerations:

- Use of the dual 16-bit stack mode may create issues with operations that utilize stack unwinding techniques.
- Dual 16-bit mode may create incorrect operation of 54x code if the code is using far calls and the called routine uses stack relative data addressing.
### Advisory CPU_9  
**Nonparallel D-Unit Swap Executed Conditionally Does Not Null Execution Correctly**

**Revision(s) Affected:**  
Revisions C, D, and F

**Details:**  
If a conditional execution instruction operating on the D-Unit is followed by a SWAP instruction, the conditional execution will not terminate the execution of the SWAP instruction if the condition is false (the SWAP instruction will always be performed regardless of the state of the condition).

Algebraic assembly example:
```
If (cond) execute (D_Unit)
Swap (src,dst)
```

**Assembler Notification:**  
Assembler (versions 1.70 and later) will generate an error for Revisions C, D, and F silicon.

**Workaround:**  
Generate the conditional execution of the D unit swap in a single cycle operation. The code sequence is as follows:
```
If (cond) execute (D_Unit) || Swap (src,dst)
```

### Advisory CPU_10  
**Accumulator Use by AU or in Program Control Flow Paralleled With an Accumulator Move**

**Revision(s) Affected:**  
Revisions C, D, and F

**Details:**  
**Case 1 – Accumulator used in AU:**

If an instruction that uses an accumulator value in the AU is paralleled with an accumulator move referencing the same accumulator, the accumulator move may fail.

Algebraic assembly example:
```
AR2 = HI(AC0) || AC0 = AC1
```

**Case 2 – Accumulator used in control flow:**

If an instruction that uses an accumulator value to affect program control flow is paralleled with an accumulator move referencing the same accumulator, the accumulator move may fail.

Algebraic assembly example:
```
goto AC0 || AC0 = AC1
```

**Assembler Notification:**  
Assembler (versions 2.03 and later) will generate an error for Revisions C, D, and F silicon.

**Workaround:**  
For both cases, the workaround is not to execute these instructions in parallel. Executed sequentially, the instructions will perform correctly.
**Advisory CPU_11**

**A-Unit SWAP in Parallel With D-Unit SWAP**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** If a SWAP instruction used to swap A-Unit registers is paralleled with a SWAP instruction that attempts to swap D-Unit registers, the code may fail.

Algebraic assembly example:

\[
\text{SWAP (AC1, AC3) || SWAP (AR1, AR0)}
\]

**Assembler Notification:** Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:** These instructions should not be executed in parallel. If executed sequentially, the code performs as expected.

---

**Advisory CPU_12**

**Accumulator SWAP in Parallel With the Accumulator Modification**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** If the SWAP instruction used to swap accumulators is paralleled with an instruction that attempts to modify the contents of one of the accumulators referenced in the SWAP, the code may fail.

Algebraic assembly example:

\[
\text{SWAP(AC1, AC3) || AC1 = #1234}
\]

**Assembler Notification:** Assembler (versions 1.70 and later) will attempt to detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:** These instructions should not be executed in parallel. If executed sequentially, the code performs as expected.
**Advisory CPU_13**  
*Dual-Write to the Same Address With a Bypass Read From the Same Address in Memory*

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** This is an advisory case and is a condition that would not be expected in a user’s code (since both writes are directed to the same address). This advisory is included to project a complete list of projected functional changes.

On the 55x architecture, if a write is made to a memory location and in the same cycle a read is performed to the same memory location, the architecture employs a bypass read mechanism to optimize pipeline cycles. In a bypass read, the value to be written to memory is read directly from the bus as the write is being performed. This prevents additional pipeline cycles that would be incurred if the read were forced to wait for the write to be completed.

If, during the same cycle, a dual-write operation addresses the same memory location from the CPU using the E and F busses and a read of this memory location is requested by the CPU, different values are loaded into the memory location and returned to the CPU. The memory location is loaded with the value that was on the F bus and the value on the E bus is bypassed from the write and returned from the CPU.

Correction in a future revision will be to insure the values match.

**Assembler Notification:** None  
**Workaround:** In a dual-write operation (two 16-bit writes), the destination should not be the same location. This is an unsupported operation.

---

**Advisory CPU_14**  
*Parallel Register Comparison and Move Execution Involving A-Unit / D-Unit*

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** Parallel execution of the form:

\[ TCx = \text{uns}(src \ relop \ dst) || \text{Instruction2} \]

will fail under the following conditions:

- `src` is a TAx register
- `Instruction2` is any D-Unit instruction that references a TAy register

Instruction2 will be incorrectly calculated using the TAx value instead of the TAy value.

Algebraic example:

\[ TC1 = (AR1 < AC1) || AC2 = AC2 + AR2 \quad \text{; Will compute as } AC2 = AC2 + AR1 \]

**Assembler Notification:** Assembler (versions 1.80 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:** Do not use these instructions in parallel, or use the TAx register in the register compare instruction as the `dst` instead of the `src` if possible.

Instead of:

\[ TC1 = (AR1 == AC1) || AC2 = AC2 + AR2 \]

Use:

\[ TC1 = (AC1 == AR1) || AC2 = AC2 + AR2 \]
### Advisory CPU_15

**Dual Push of TAx and ACx Registers Not Pipeline-Protected**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Details:</strong></td>
<td>When a dual push instruction combining an A-unit source and a D-unit source (accumulator) is followed by an instruction that updates an A-unit register in the address phase of the pipeline, the update to the A-unit register in the second instruction is not Pipeline-Protected.</td>
</tr>
<tr>
<td>Example:</td>
<td>PSH AR0, AC0</td>
</tr>
<tr>
<td></td>
<td>AMAR #12, AR0</td>
</tr>
<tr>
<td><strong>Assembler Notification:</strong></td>
<td>Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.</td>
</tr>
<tr>
<td><strong>Workaround:</strong></td>
<td>At least three cycles (either useful code or NOPs) should be inserted between the two instructions.</td>
</tr>
</tbody>
</table>

### Advisory CPU_16

**Parallel Operation of a Push and Pop of an Extended Addressing Register**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Details:</strong></td>
<td>The parallel operation of any instruction with a push to or pop from an extended addressing register (XARn, XDP, XCDP) is not supported in Revisions C, D, and F silicon.</td>
</tr>
<tr>
<td>Example:</td>
<td>`&lt;instruction&gt;</td>
</tr>
<tr>
<td></td>
<td>or</td>
</tr>
<tr>
<td></td>
<td>`&lt;instruction&gt;</td>
</tr>
<tr>
<td><strong>Assembler Notification:</strong></td>
<td>Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.</td>
</tr>
<tr>
<td><strong>Workaround:</strong></td>
<td>Do not use the parallel execution for these instructions.</td>
</tr>
</tbody>
</table>
Revision(s) Affected: Revisions C, D, and F

Details: In parallel executions of the forms shown below:

\[
\text{xdst} = \text{popboth()} \quad || \quad \text{Instruction2}
\]
\[
\text{ACx} = \text{xsrc} \quad || \quad \text{Instruction2} \quad ;\text{where xsrc is not Acy}
\]
\[
\text{xdst} = \text{xsrc} \quad || \quad \text{Instruction2} \quad ;\text{where xdst is not Acx}
\]
\[
\text{dbl}(\text{Lmem}) = \text{xsrc} \quad || \quad \text{Instruction2} \quad ;\text{where xsrc is not Acx}
\]
\[
\text{pshboth(\text{xsrc})} \quad || \quad \text{Instruction2}
\]

where Instruction2 is one of the following:

D\text{Ax} = k4
D\text{Ax} = \text{−k4}
D\text{Ax}, D\text{Ay} = \text{pop()}
D\text{Ax} = \text{pop()}

and in the following case:

\[
\text{ACx} = \text{xsrc} \quad || \quad \text{Instruction2}
\]

where Instruction2 updates D\text{Ax} using A-Unit ALU in the execute phase, the modification of D\text{Ax} by Instruction2 will not occur.

Algebraic Examples:

\[
\text{AC0} = \text{popboth()} \quad || \quad \text{AR1} = \text{#−16}
\]
\[
\text{AC0} = \text{XCDP} \quad || \quad \text{AR1} = \text{#16}
\]
\[
\text{XAR0} = \text{AC0} \quad || \quad \text{AR1} = \text{#16}
\]
\[
\text{AC0} = \text{XSSP} \quad || \quad \text{AR1} = \text{AR2} \& \text{#0Fh}
\]

Mnemonic Examples:

\[
\text{POPBOTH AC0} \quad || \quad \text{MOV #−16, AR1}
\]
\[
\text{MOV XAR0, AC0} \quad || \quad \text{MOV #16, AR1}
\]
\[
\text{MOV AC0, XAR0} \quad || \quad \text{MOV #16, AR1}
\]
\[
\text{MOV XSSP, AC0} \quad || \quad \text{AND #0Fh, AR2, AR1}
\]

Assembler Notification: Assembler (versions 1.80 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

Workaround: Do not use the parallel execution for these instructions.
Revision(s) Affected: Revisions C, D, and F

Details: The ‘compare and branch’ instruction may return an incorrect result when the unsigned keyword is not specified (indicating a signed value), SMXD = 0 (sign extension is disabled), and the constant k8 is a negative value. This is due to the guard bits in the accumulator being sign-extended instead of zero filled. This advisory does not depend on the state of the M40 bit.

Mnemonic example:
BCC[U] L8, src RELOP k8

Algebraic example:
Compare (uns(src RELOP k8)) goto L8

<table>
<thead>
<tr>
<th>Unsigned?</th>
<th>SXMD</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>0</td>
<td>Incorrect</td>
</tr>
<tr>
<td>No</td>
<td>1</td>
<td>Correct</td>
</tr>
<tr>
<td>Yes</td>
<td>N/A</td>
<td>Correct</td>
</tr>
</tbody>
</table>

Assembler Notification: Assembler (versions 1.70 and later) will identify the above instruction and issue a REMARK for silicon Revisions C, D, and F.

Workaround: Set SMXD to 1 prior to executing the compare and branch instruction.
Revision(s) Affected: Revisions C, D, and F

Details: Modifications of register values in I/O space of the form:
Instruction1 || readport () or instruction1 || writeport ()
will fail if instruction1 is one of the following instructions:
TC1 = bit(Smem,k4), bit(Smem,k4) = #1
TC2 = bit(Smem,k4), bit(Smem,k4) = #1
TC1 = bit(Smem,k4), bit(Smem,k4) = #0
TC2 = bit(Smem,k4), bit(Smem,k4) = #0
TC1 = bit(Smem,k4), cbit(Smem,k4)
TC2 = bit(Smem,k4), cbit(Smem,k4)
bit(Smem,src) = #1
bit(Smem,src) = #0
cbit(Smem,src)
Smem = Smem & k16
Smem = Smem | k16
Smem = Smem ^ k16
Smem = Smem + K16

The readport reference will read from I/O space but write to memory space instead of I/O space.
The writeport reference will write to I/O space but read from memory space instead of I/O space.

Assembler Notification: Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

Workaround: Use the following steps:

Step 1: Read contents of the peripheral register into memory space using a single memory read instruction in parallel with the readport() qualifier.
Step 2: Modify the register data in memory space.
Step 3: Write the modified contents back to I/O space using a single memory write instruction in parallel with the writeport() qualifier.
### Advisory CPU_22

**Dual-Read or Dual-Write With Readport() or Writeport() Qualifier**

<table>
<thead>
<tr>
<th>Revision(s) Affected</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revisions C, D, and F</td>
<td>In the case of a dual-read instruction in parallel with the readport() qualifier, only the Xmem operand is read. No request is generated to read the Ymem operand.</td>
</tr>
</tbody>
</table>

**Mnemonic example:**

\[
\text{MOV Xmem, Ymem, ACx || readport()}
\]

**Algebraic example:**

\[
\text{LO(ACx) = Xmem, HI(ACx) = Ymem || readport()}
\]

**Assembler Notification:**

Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:**

For dual reads, replace the dual-read with two single reads.

For dual writes, replace the dual-write with two single writes.

---

### Advisory CPU_23

**Parallel Execution of a Program Unit Store With Any Other Memory Store**

<table>
<thead>
<tr>
<th>Revision(s) Affected</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revisions C, D, and F</td>
<td>Parallel execution instructions of the following forms will fail due to write data corruption. This issue is stall sensitive and may not always occur.</td>
</tr>
</tbody>
</table>

**Algebraic forms:**

\[
\begin{align*}
\text{Smem} &= \text{CSR} \quad \text{|| (any memory store instruction)} \\
\text{Smem} &= \text{BRC0} \quad \text{|| (any memory store instruction)} \\
\text{Smem} &= \text{BRC1} \quad \text{|| (any memory store instruction)}
\end{align*}
\]

**Mnemonic forms:**

\[
\begin{align*}
\text{MOV CSR, Smem || (any memory store instruction)} \\
\text{MOV BRC0, Smem || (any memory store instruction)} \\
\text{MOV BRC1, Smem || (any memory store instruction)}
\end{align*}
\]

**Assembler Notification:**

Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:**

Do not execute these instructions in parallel.
TCx Bit Corrupted by Single Register Comparison Instruction

**Revisions Affected:** Revisions C, D, and F

**Details:** The TCx status bit(s) are corrupted when an instruction sequence of the following form is executed:

(any instruction) || (an instruction using the ALU in the address unit)

(single register comparison instruction)

where the single register compare instruction is any of the following forms:

<table>
<thead>
<tr>
<th>Algebraic</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCx = uns(src RELOP dst)</td>
<td>CMP[U] src RELOP dst, TCx</td>
</tr>
<tr>
<td>TCx = TCy &amp; uns(src RELOP dst)</td>
<td>CMPAND[U] src RELOP dst, TCy, TCx</td>
</tr>
<tr>
<td>TCx = !TCy &amp; uns(src RELOP dst)</td>
<td>CMPAND[U] src RELOP dst, !TCy, TCx</td>
</tr>
<tr>
<td>TCx = TCy</td>
<td>uns(src RELOP dst)</td>
</tr>
<tr>
<td>TCx = !TCy</td>
<td>uns(src RELOP dst)</td>
</tr>
</tbody>
</table>

Corruption of the TCx result occurs as follows:

<table>
<thead>
<tr>
<th>src</th>
<th>dst</th>
<th>effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAx</td>
<td>TAx</td>
<td>TCx is incorrect</td>
</tr>
<tr>
<td>ACx</td>
<td>TAx</td>
<td>TCx is incorrect</td>
</tr>
<tr>
<td>TAx</td>
<td>ACx</td>
<td>TCx is incorrect</td>
</tr>
<tr>
<td>ACx</td>
<td>ACx</td>
<td>TCx is incorrect</td>
</tr>
</tbody>
</table>

Mnemonic example:

```
MOV *AR0, T0 || BSET #11, ST1_55
CMP TO != AR1, TC1
```

**Assembler Notification:** Assembler (versions 1.70 and later) will detect the single register compare instruction and issue a remark for 1.x silicon.

**Workaround:** Execute a NOP in parallel with the register comparison instruction as follows:

- (any instruction) || (an instruction using the ALU in the address unit)
- (single register comparison instruction) || nop
Conditional Return Paralleled With Memory Store

Revision(s) Affected: Revisions C, D, and F

Details: If a conditional return is paralleled with a memory store instruction, the store will fail if the condition evaluated for the return is false. The store should be completed regardless of the condition of the return.

Mnemonic example
RETCC cond || MOV *ar1, *ar3

Algebraic example
if (cond) return || *ar3 = *ar1

Assembler Notification: Assembler (versions 1.70 and later) will detect and reject this form of parallelism for Revisions C, D, and F silicon.

Workaround: Do not execute these instructions in parallel.

E-Bus Write Data Corrupted When AC3 Load in Parallel With E-Bus Write Instruction

Revision(s) Affected: Revisions C, D, and F

Details: Data written on the E-bus will be corrupted in the case of the following parallel execution form:
Instruction1 || Instruction2
Where Instruction1 is a move instruction that loads AC3 with the contents of one of the following: XARx, XSP, XSSP, XDP or XCDP and Instruction2 is any of the instructions that can be placed in the second slot (for parallel execution) and performs writes using the E-bus, such as:
- call L16
- push(src1,src2)
- pshboth(xsrc)
- push(src)
- dbl(push(ACx)).

Mnemonic example
MOV XCDP, AC3 || PSH AR0

Algebraic example
AC3 = XCDP || push(AR0)

Assembler Notification: Assembler versions 1.70 and later will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

Workaround: Do not use parallel execution with AC3 load.
Advisory CPU_27

Smem Push/Pop Instructions Fail When Smem is *port(#k16)

Revision(s) Affected: Revisions C, D, and F
Details: The following single memory operand push and pop instructions fail when the Smem addressing mode is *port(#k16)

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>Smem = pop()</td>
<td>POP Smem</td>
</tr>
<tr>
<td>dst, Smem = pop()</td>
<td>POP dst, Smem</td>
</tr>
<tr>
<td>push(Smem)</td>
<td>PSH Smem</td>
</tr>
<tr>
<td>push(src, Smem)</td>
<td>PSH src, Smem</td>
</tr>
</tbody>
</table>

Assembler Notification: Assembler (versions 1.70 and later) will detect this and reject this addressing mode for Revisions C, D, and F silicon.

Workaround: None

Advisory CPU_28

MAR Instruction Using T0 May Fail When the C54CM Bit is Set (= 1)

Revision(s) Affected: Revisions C, D, and F
Details: When the C54CM (C54x compatibility mode) bit is set (= 1), the following MAR instructions will fail if register T0 is used in the TAy position.

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>mar(TAx + TAy)</td>
<td>AADD TAx, TAy</td>
</tr>
<tr>
<td>mar(TAx − TAy)</td>
<td>ASUB TAx, TAy</td>
</tr>
<tr>
<td>mar(TAx = TAy)</td>
<td>AMOV TAx, TAy</td>
</tr>
</tbody>
</table>

Assembler Notification: Assembler (versions 1.70 and later) will attempt to identify these instructions using T0 and generate an ERROR if .c54cm_on directive is found, and will not generate an error if c54cm_off directive is found. If no directive is seen, assembler will generate a REMARK.

Workaround: Do not use T0 for the TAy field of this family of auxiliary register modification instructions when the C54CM bit is set.
### Move Instructions Referencing Cmem and Smem Using the *port(#k16) Modifier

**Revision(s) Affected:** Revisions C, D, and F

**Details:** The following instructions will fail if the *port(#k16) modifier is used as the addressing mode for the Smem operand:

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>Smem = Cmem</td>
<td>MOV Cmem, Smem</td>
</tr>
<tr>
<td>Cmem = Smem</td>
<td>MOV Smem, Cmem</td>
</tr>
</tbody>
</table>

If Smem is specified by the *port(#k16) modifier, the modifier should apply only to the Smem operand, but applies to both operands.

**Assembler Notification:** Assembler (versions 1.70 and later) will detect this and reject this addressing mode for Revisions C, D, and F silicon.

**Workaround:** None
Interrupt During Conditional Execution Instruction Sequence Corrupts Program Counter

Revisions(s) Affected: Revisions C, D, and F

Details:
When an interrupt is asserted between an execution-phase-only conditional execution instruction and the following instruction (which would be either executed or not based on the condition), the program counter for the interrupt service routine is corrupted if the evaluated condition is false. If the condition is true, the instruction sequence operates correctly.

Example 1: if (condition = false) execute (D_Unit)
< interrupt asserted >
next instruction (which should be killed)

Example 2: if (condition = false) execute (D_Unit)
< interrupt asserted >
next instruction (which should be killed) || Instruction3

Example 3: previous instruction || if (condition = false) execute (D_Unit)
< interrupt asserted >
next instruction (which should be killed)

For the above example sequences, the flow should be:

Step 1: The condition is evaluated,
Step 2: Branch to interrupt service routine (ISR)
Step 3: Return from the ISR to the instruction to be killed
Step 4: Ignore that instruction and continue to execute the instructions that follow

Due to this problem, the program counter for the branch to the ISR is corrupted causing the code sequence to fail.

Assembler Notification: Assembler (versions 1.70 and later) will generate a REMARK when this instruction is used, warning the user about the incompatibility with interrupts.

Workaround(s):
1. Replace if (condition) execute (D_Unit) with if (condition) execute (AD_Unit)
The AD_Unit form of this instruction executes correctly.

2. Use if (condition) execute (D_Unit) || <instruction to be conditionally executed>
When these instructions are executed in the same cycle, the instructions execute correctly.

3. Prevent an interrupt from occurring during the example instruction sequence
**Advisory CPU_31**  
**AR3 Update Not Pipeline-Protected After BK03 Write When AR3LC = 1**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When AR3 is used as a circular addressing pointer (AR3LC bit = 1), AR3 modifications are not pipeline-protected when BK03 is changed.

Algebraic example

```
bit(ST2, #3) = #1 ; or memory-mapped register write to ST2
; setting AR3LC = 1

BK03 = (DATA) ;update BK03 by memory-mapped register write
(*AR3) instruction ;any instruction using indirect addressing with AR3
```

The pipeline should stall at the (*AR3) instruction until the BK03 update has been completed, but it does not. Consequently, the AR3 is modified incorrectly (relative to the previous BK03 value).

This issue only occurs when AR3LC = 1 (circular addressing mode) and does not occur if the circular qualifier is used.

**Assembler Notification:** Assembler (versions 1.70 and later) will generate a REMARK for a BK03 modification followed directly by an AR3 indirection.

**Workaround:** Add five NOPs between the instruction updating BK03 and the instruction modifying AR3.

---

**Advisory CPU_32**  
**Parallel Execution of Register Bit Pair Test Instruction**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When the Register Bit Pair Test instruction is used with the indirect addressing modifiers *ARn+ or *ARn-, the auxiliary registers should be modified by 2. When this instruction is executed as a single instruction, it works correctly. When executed in parallel with another instruction that uses the data address generation unit (DAGEN), the auxiliary registers are incorrectly modified by 1.

Algebraic example

```
*AR4 = pair(LO(AC2)) || bit(AR5,pair(*AR1-))
;AR1 is modified by –1 instead of −2
```

**Assembler Notification:** Assembler (versions 1.70 and later) will detect this and reject this form of parallelism for Revisions C, D, and F silicon.

**Workaround:** Only use single execution of this instruction.
**Advisory CPU_33**

**SATD Causes Saturation on Logical Shifts With AND, OR, and XOR Instructions**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** For the instructions shown below, the shift should not saturate even if SATD = 1 because the shift is logical. However, saturation does occur if SATD = 1 and k16 ≥ 0x8000.

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACy = ACx &amp; (k16 &lt;&lt;&lt; #16)</td>
<td>AND k16 &lt;&lt;&lt; #16, [ACx], ACy</td>
</tr>
<tr>
<td>ACy = ACx</td>
<td>(k16 &lt;&lt;&lt; #16)</td>
</tr>
<tr>
<td>ACy = ACx ^ (k16 &lt;&lt;&lt; #16)</td>
<td>XOR k16 &lt;&lt;&lt; #16, [ACx], ACy</td>
</tr>
</tbody>
</table>

**Assembler Notification:** Assembler (versions 1.70 and later) will detect these instructions and issue a REMARK.

**Workaround:** Reset SATD before executing these instructions.

---

**Advisory CPU_34**

**Byte Write Followed by Word or Long-Word Read Not Pipeline-Protected**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** If a byte write is performed followed by a word or long-word read to the same address, the read may be performed before the write has been completed (the bypass mechanism fails) and return incorrect data.

**Algebraic example**

\[\text{high}_\text{byte}(\star\text{AR1}) = T0\]
\[\text{AC0} = \star\text{AR1}\]

**Mnemonic example**

MOV T0, high_byte(\*AR1)
MOV \*AR1, AC0

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a REMARK for Revisions C, D, and F silicon.

**Workaround:** Insert NOPs or other useful code between the two instructions to allow the byte write to proceed to the execute phase before performing the read.

**NOTE:** On the 55x architecture, if a write is made to a memory location and in the same cycle a read is performed to the same memory location, the architecture employs a bypass read mechanism to optimize pipeline cycles. In a bypass read, the value to be written to memory is read directly from the bus as the write is being performed. This prevents additional pipeline cycles that would be incurred if the read were forced to wait for the write to be completed.
**Advisory CPU_35**

**Destination Conflicts for Bit Set/Clear/Complement Instructions**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**

When two instructions are paralleled as `Instruction 1 || Instruction 2` and the memory or register locations they modify conflict (modified locations are the same), `Instruction 2` should be prioritized. However, when the following instructions:

- `bit (src,Baddr) = #0` when `src` is an ARx or Tx register
- `bit (src,Baddr) = #1` when `src` is an ARx or Tx register
- `cbit(src,Baddr)` when `src` is an ARx or Tx register

are executed as one of the parallel instructions, these instructions will always be given priority.

**Algebraic example**

\[
\text{bit}(\text{AR0}, \text{AR3}) = #1 \ || \ \text{AR0} = #0
\]

**Mnemonic example**

\[
\text{BSET AR0, AR3} \ || \ \text{MOV #0, AR0}
\]

**Assembler Notification:**

Assembler (versions 1.80 and later) will generate a REMARK for Revisions C, D, and F silicon.

**Workaround:**

Avoid destination conflicts for this parallel instruction sequence.

---

**Advisory CPU_36**

**Destination Conflicts When TAx Load in Parallel With Register Comparison**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**

When the parallel structure `Instruction 1 || Instruction 2` is used and `Instruction 1` is a TAx load and `Instruction 2` is a register comparison instruction with the same TAx register specified as the destination operand, the load of `Instruction 1` will fail.

**NOTE:** This advisory includes cases where `Instruction 1` is a load of an extended auxiliary register and the destination operand of Instruction 2 is the corresponding auxiliary register (e.g. XAR0 and AR0).

**Algebraic example**

\[
\text{T0} = #1 \ || \ \text{TC2} = \text{uns}(\text{AC3} \geq \text{T0})
\]

**Mnemonic example**

\[
\text{MOV #1, T0} \ || \ \text{CMPU AC3} \geq \text{T0, TC2}
\]

**Assembler Notification:**

Assembler (versions 1.80 and later) will generate an error for Revisions C, D, and F silicon.

**Workaround:**

Use the following steps:

**Step 1:** Locate the register comparison instruction in the `Instruction 1` position, or

**Step 2:** Avoid the destination conflict if possible, or

**Step 3:** Do not use parallel execution.
**Advisory CPU_37**

**Maximum and Minimum Comparison Instructions Not Pipeline-Protected**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**

The following advisory only occurs when the device is operated in C54x compatibility mode (C54CM=1). The following Minimum and Maximum Comparison instructions are not pipeline-protected against memory-mapped register writes to AC1:

- \( AC0 = \text{min}(\text{src}, AC0) \) or \( AC0 = \text{max}(\text{src}, AC0) \)
- \( AC2 = \text{min}(\text{src}, AC2) \) or \( AC2 = \text{max}(\text{src}, AC2) \)
- \( AC3 = \text{min}(\text{src}, AC3) \) or \( AC3 = \text{max}(\text{src}, AC3) \)

When C54CM=1, these instructions are automatically executed as the following so this problem does not occur when the instruction explicitly references AC1:

\( AC1 = \text{min}(\text{src}, AC1) \) or \( AC1 = \text{max}(\text{src}, AC1) \)

**Algebraic example**

\[
@000bh = #1234 ; 000bh is the memory address for AC1_L
AC2 = \text{min}(AC3, AC2) ; \text{compare will be based on previous value of} \ AC1, \text{not} #1234
\]

**Mnemonic example**

\[
\text{MOV} \ #1234, @000bh ; 000bh is the memory address for AC1_L
\text{MIN} \ AC3, AC2 \ ; \text{compare will be based on previous value of} \ AC1, \text{not} #1234
\]

**Assembler Notification:**

Assembler (versions 1.80 and later) will generate a remark for Revisions C, D, and F silicon if a min or max instruction (with a destination that is not AC1) is found preceded by a memory access (indirect, direct or coeff) when the .lead_on /.c54cm_on directive has been found.

**Workaround:** Insert a NOP between the two instructions.

---

**Advisory CPU_38**

**Sequence of Compare Instructions Executes Incorrectly**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**

The following code sequence executes incorrectly:

\[
\text{compare} (\text{uns}(\text{TAx relop } #k8)) \text{ goto L8} \quad \text{; condition false}
. \quad \text{; No instructions using DU (16-bit) ALU}
. \quad \text{; between the compare/goto instructions}
. \text{compare} (\text{uns}(\text{ACx relop } #k8)) \text{ goto L8} \quad \text{; condition true}
\]

The second compare/goto will not go to the specified address even though the condition is true. This advisory is not affected by the state of uns, relop or the value of the constant k8. This problem does not occur if an instruction between the two compare/goto instructions uses the Data Unit (DU) ALU.

**Assembler Notification:**

Assembler versions 1.80 and later will generate a WARNING for Revisions C, D, and F silicon when these instructions are encountered.

**Workaround:** Ensure that an instruction that uses the Data Unit ALU is executed after each compare/goto instruction, such as ACx = ~ACx which functionally does not change any register contents.
Revision(s) Affected: Revisions C, D, and F

Details: When a high byte load instruction (see below) is in the READ phase of the pipeline and a previous memory write instruction is stalled by a slow memory device, the write stall causes the byte load data to be corrupted and returned as 0x0000.

Algebraic example:

**Case 1:**
*(#0x40000) = k16 ;store to slow external memory causes write stall
  nop ;(or other single-cycle instruction)
  nop ;(or other single-cycle instruction)
  AR1 = high_byte(*AR0) ;high byte load instruction

**Case 2:**
*(#0x40000) = k16 ;store to slow external memory causes write stall
 nop ;(or other single-cycle instruction)
  AR1 = high_byte(*(#0x40000)) ;high byte load instruction from slow memory

Assembler Notification: Assembler (versions 1.8 and later) will generate a REMARK for silicon revisions C, D, and F if a high_byte() read is preceded by a memory write within 3 cycles.

Workaround: Insert at least three NOPs between the instruction that writes to slow memory and the high byte load instruction to prevent a write from occurring while the high byte load instruction is in the READ phase of the pipeline.
**Advisory CPU_40**

**LMS Instruction Rounds Incorrectly**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** The LMS instruction performs two paralleled operations in one cycle: multiply and accumulate (MAC), and addition. The instruction is executed as:

\[ ACy = ACy + (Xmem \cdot Ymem), \]
\[ ACx = \text{rnd} (ACx + (Xmem \ll #16)) \]

The rounding function should add \(2^{15}\) to the \((ACx + (Xmem \ll #16))\) part of this instruction and then round the result.

The rounding is not performed correctly and adds \(2^1\) under the following conditions:

- M40 = 0, SATD = 1, RDM = 0, SXMD = 0, and the Xmem data is \(\geq 0x8000\)
- If bit 15 of the \(ACx = \text{rnd} (ACx + (Xmem \ll #16))\) result before rounding is 0, the rounding is performed correctly. If bits 15−1 of the \(ACx = \text{rnd} (ACx + (Xmem \ll #16))\) result before rounding are 1, the rounding is performed correctly.

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a remark for LMS instructions for Revisions C, D, and F silicon.

**Workaround:** None

**Advisory CPU_41**

**M40 Affects Smem Instruction (Smem = Smem+k16) Carry Generation**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** For the following instruction:

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>Smem = Smem +k16</td>
<td>ADD K16, Smem</td>
</tr>
</tbody>
</table>

the calculation is performed in the D-unit ALU. The generation of the carry bit should always occur based on the state of bit 31 in the DU-ALU regardless of the M40 CPU control bit. However, when M40 = 1, the carry generation does not work correctly. When M40 = 0, the instruction executes correctly.

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a REMARK on the occurrence of this instruction for Revisions C, D, and F silicon.

**Workaround:** Ensure that M40 = 0 prior to executing the Smem = Smem + k16 instruction.
MDP/DP/XSP/SP Updates Not Pipeline-Protected for Extended Register Loads

Revision(s) Affected: Revisions C, D, and F

Details:

Case 1: \( \text{CPL} = 0 \) and MDP/DP

When direct addressing is specified in the Smem field of the auxiliary register load instruction:
\[
x_{\text{dst}} = \text{mar}(\text{Smem})
\]
MDP and DP are read in the address phase of the pipeline. If any previous instruction updates MDP or DP in the execute or write phases of the pipeline, the updates are not pipeline-protected and the auxiliary register load instruction may not use the updated value.

Case 2: \( \text{CPL} = 1 \) and XSP/SP

When direct addressing is specified in the Smem field of the auxiliary register load instruction:
\[
x_{\text{dst}} = \text{mar}(\text{Smem})
\]
XSP and SP are read in the address phase of the pipeline. If any previous instruction updates XSP or SP in the execute or write phases of the pipeline, the updates are not pipeline-protected and the auxiliary register load instruction may not use the updated value.

In both of the above cases, updates to CPL are correctly pipeline-protected.

Case 3: \(^{\text{abs16}}(#k16)\) and MDP

When the \(^{\text{abs16}}(#k16)\) addressing syntax is specified in the Smem field of the auxiliary register load instruction:
\[
x_{\text{dst}} = \text{mar}(\text{Smem})
\]
MDP and DP are read in the address phase of the pipeline. If any previous instruction updates MDP or DP in the execute or write phases of the pipeline, the updates are not pipeline-protected and the auxiliary register load instruction may not use the updated value.

Algebraic example

\[
\text{bit(ST1, @CPL)} = 0 \quad ; \quad \text{clear CPL bit}
\]
\[
\text{MDP} = #0x0 \quad ; \quad \text{MDP updated in the address phase}
\]
\[
\text{DP} = \text{value1} \quad ; \quad \text{DP updated with value1 in the address phase}
\]
\[
\text{@DP} = \text{value2} \quad ; \quad \text{DP updated with value2 in the execute phase}
\]
\[
\text{dst} = \text{mar}(@#0x60) \quad ; \quad \text{auxiliary register load will be based on the}
\]
\[
\text{DP} = \text{value1}
\]

Assembler Notification: Assembler (versions 1.80 and later) will generate a REMARK on the occurrence of this instruction for Revisions C, D, and F silicon.

Workaround: Maintain at least 5 cycles (NOPs or other useful code) between the instruction that modifies MDP/DP/SP/XSP and the next instruction that uses MDP/DP/SP/XSP with direct or \(^{\text{abs}}(#k16)\) addressing.
Advisory CPU_43

**BKxx and BOFxx Updates Not Pipeline-Protected to MAR Instruction**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When any of the following instructions are executed in circular addressing mode, defined by either ST2 or the circular() qualifier, a BKxx or BOFxx update in the execute or write phase prior to these instructions is not pipeline-protected.

\[
\begin{align*}
\text{mar(DAy + DAx)} \\
\text{mar(DAy - DAx)} \\
\text{mar(DAx + P8)} \\
\text{mar(DAx - P8)} \\
\text{mar(Smem)} \\
\text{dst = mar(Smem)}
\end{align*}
\]

Algebraic example: In the following example, 0x20 should be used as the buffer size but the old value, 0x10 is used.

\[
\begin{align*}
\text{bit(ST2, #0) = 1} & \quad ; \text{Set circular addressing mode for AR0} \\
\text{.} & \\
\text{.} & \\
\text{BK03 = #0x10} & \quad ; \text{Set circular size for AR0 in ADDRESS phase} \\
\text{@BK03 = #0x20} & \quad ; \text{Set circular size for AR0 in WRITE phase} \\
\text{mar(*AR0+DR0)} & \quad ; \text{AR0 circular addressing}
\end{align*}
\]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a remark when these instructions occur for Revisions C, D, and F silicon.

**Workaround:** Maintain at least five cycles (useful code or NOPs) between BKxx & BOFxx updates and mar instructions.

---

Advisory CPU_44

**XSP Update Not Pipeline-Protected Against Direct Addressing**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When CPL=1, direct addressing references without the mmap() qualifier are made relative to the extended stack pointer (XSP:SP). The pipeline should automatically ensure that direct addressing references that follow a stack pointer modification are stalled until the stack pointer modification is completed. The protection of the SP works correctly. However, the protection of the XSP does not work correctly.

Algebraic example

\[
\begin{align*}
\text{XSSP = old value} \\
\text{.} \\
\text{XSSP = new value} & \quad ; \text{XSP is updated in the execute phase} \\
\text{*SP(#1) = AR0} & \quad ; \text{old value of XSP is read in the address phase}
\end{align*}
\]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a warning for Revisions C, D, and F silicon.

**Workaround:** Maintain at least four cycles (NOPs or useful code) between the XSP modification and the direct addressing reference.
## Advisory CPU_45

### Bypass from E-Bus With Stall in AC1 Phase

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** When one instruction is performing an E-bus write in the execute phase of the pipeline, while another instruction is reading the same address in the Access 1 (AC1) phase using the B-bus, and the B-bus read is stalled, a bypass condition is detected but lost and the data read from B-bus will be corrupted.  
**Algebraic example:**

\[
\text{AC0} = (\text{AC0} + ((\text{AR0} + (\text{coef}(*\text{CDP}))))), \quad \text{this instruction reads from B-bus}
\]

\[
\text{AC0} = (\text{AC0} + ((\text{AR0} + (\text{coef}(*\text{CDP}))))), \quad \text{in the AC1 phase}
\]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a warning for Revisions C, D, and F silicon.  
**Workaround:** Maintain at least three cycles (useful code or NOPs) between the E-bus write instruction and the B-bus read instruction.

## Advisory CPU_46

### BRCx Read Within Loop Corrupted

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** When the block repeat counter (BRC) is read inside an active block repeat or local repeat loop, and the last instruction in the loop is single-repeated, the value read for the BRC will be incorrect.  
**Algebraic example:**

\[
\text{blockrepeat}
\]

\[
\text{DAx} = \text{BRC0} \quad ; \text{read of BRC}
\]

\[
\text{repeat( )}
\]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a warning for Revisions C, D, and F silicon.  
**Workaround(s):**  
1. Do not place the single repeat instruction at the end of the block or local repeat, or  
2. Maintain at least five cycles (useful code or NOPs) between the BRC read and the single repeat instruction.
Advisory CPU_47  Parallel Execution of Exponent or Normalization Instructions

Revision(s) Affected: Revisions C, D, and F

Details: In code execution of the following form:

\[
\text{<instruction1> || <exponent/normalization instruction in slot 2> || <non-parallel instruction(s)> || <exponent/normalization instruction>} 
\]

;this instruction will fail

the second exponent/normalization instruction will fail. The exponent/normalization instructions involved are:

<table>
<thead>
<tr>
<th>Algebraic Form</th>
<th>Mnemonic Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACy = mant(ACx), Tx = −exp(ACx)</td>
<td>MANT ACx, ACy :: NEXP ACx, Tx</td>
</tr>
<tr>
<td>Tx = exp(ACx)</td>
<td>EXP ACx, Tx</td>
</tr>
</tbody>
</table>

Assembler Notification: Assembler (versions 1.80 and later) will generate a warning for Revisions C, D, and F silicon.

Workaround: Ensure the second instance of the exponent/normalization instruction is always in parallel with another instruction (nop or useful code) as in the following example:

\[
\text{<instruction1> || Tx = exp(TCx) || <non-parallel instruction(s)> || Tx = exp(TCx) || nop} 
\]

Advisory CPU_48  Updates of T1 in *(ARx −/+ T1) With Dual Access Not Pipeline-Protected When ARMS = 1

Revision(s) Affected: Revisions C, D, and F

Details: If a parallel instruction pair performs a dual access and uses the addressing mode *(ARx −/+ T1), updates of T1 are not pipeline-protected when the updates occur in the write or execute phases of the instructions prior to the parallel instruction pair.

This advisory occurs when the instruction using the addressing mode *(ARx −/+ T1) is either in the first or second position in the parallel instruction pair.

Algebraic example

\[
\text{bit(ST2, #15) = #1 ; ARMS bit = 1} 
\]

\[
\text{T1 = SSP ; T1 is loaded with SSP in the execute phase.} 
\]

\[
\text{*(AR6+T1) || *AR0 ; AR6 should be incremented by the SSP value but uses the previous T1 value instead.} 
\]

Assembler Notification: Assembler (versions 2.20 and later) will generate a warning for Revisions C, D, and F silicon.

Workaround: Maintain at least five cycles (useful code or NOPs) between the instruction that instruction that updates T1 and the instruction pair that uses the *(ARx −/+ T1) indirect addressing mode.
**Advisory CPU_49**  
*Extended Register Move in Parallel With Tx Reference in the D-Unit*

**Revision(s) Affected:**  Revisions C, D, and F

**Details:** Parallel execution of the form \textit{Instruction 1} || \textit{Instruction 2} will fail when

- \textit{Instruction 1} is an extended register move (xdst = xsr), and
- \textit{Instruction 2} is a D-unit operation using a Tx register

The Tx register will not be loaded correctly.

Algebraic example
\[ \text{XAR}_0 = \text{XAR}_1 || \ AC_0 = T_0 \]

Mnemonic example
\[ \text{MOV XAR}_1, \ \text{XAR}_0 \ || \ \text{MOV T}_0, \ AC_0 \]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate an error for Revisions C, D, and F silicon.

**Workaround:** Do not execute these instructions in parallel.

---

**Advisory CPU_50**  
*Parallel Execution of TAx, Smem = pop() Failure*

**Revision(s) Affected:**  Revisions C, D, and F

**Details:** Parallel execution of the form \textit{Instruction 1} || \textit{Instruction 2} will fail when

- \textit{Instruction 1} is TAx, Smem = pop()
- \textit{Instruction 2} is TAy = k4, or TAy = −k4

The TAx register will not be updated by the data on the stack. This parallel instruction pair is not supported on 1.x silicon.

Algebraic example
\[ \text{AR}_2, \ \ast \text{AR}_3 = \text{pop()} \ || \ T_0 = \#5h \ ; \ \text{AR}_2 \ will \ not \ be \ updated \ properly \]

Mnemonic example
\[ \text{POP AR}_2, \ \ast \text{AR}_3 \ || \ \text{MOV } \#5h, \ T_0 \]

**Assembler Notification:** Assembler (versions 1.80 and later) will generate an error for Revisions C, D, and F silicon.

**Workaround:** Do not execute these instructions in parallel.
Revisions Affect: Revisions C, D, and F

Details: For the two instruction sequences shown below:

**Case 1:**
If (cond = false) Execute (AD_Unit) || conditional dual memory access

**Case 2:**
if(cond = false) Execute (AD_Unit)
conditional dual memory access

If the conditional dual memory access instruction addresses the memory-mapped register (MMR) space using either C-bus or F-bus, a bus error occurs since C-bus and F-bus cannot be used in a dual access to MMR space. If the condition in the If / Execute instruction is false, the bus error should not be generated since the second instruction was not executed. However, due to this issue, the bus error is always generated (on C-bus and F-bus dual access to MMR space) regardless of the state of the condition.

**Algebraic example**
if (T1 >= #0) execute(AD_Unit)
push(AC2,*AR4)

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a remark for Revisions C, D, and F silicon.

**Workaround:** If such an instruction sequence is used (e.g. to test that a pointer is non-null and then do a dual memory access), the condition can be avoided by using a goto instruction as in the following example:

```
DR0 = pointer2 || DR1 = #0x60
TC1 = DR0 >= DR1 ; TC1 is set if pointer2 is not MMR access.
if(TC1 != 1) goto LABEL
if(cond = false) Execute (AD_Unit)
conditional dual memory access
```

**LABEL:**
Advisory CPU_52

Revision(s) Affected: Revisions C, D, and F

Details: Parallel execution of the form Instruction 1 || Instruction 2 will fail when Instruction 2 is Lmem = pair(TAx) and Instruction 1 updates a (TAx+1) register in the execute phase. The (TAx+1) register will not be loaded correctly. This form of parallelism is currently not supported.

Algebraic example
AR1 = AC0 − Smem || Smem = pair(AR0) ; AR1 will not be updated

Mnemonic example
SUB Smem, AC0, AR1 || MOV pair(AR0), dbl(Lmem) ; AR1 will not be updated

Assembler Notification: None

Workaround: Do not execute these instructions in parallel.

Advisory CPU_53

Revision(s) Affected: Revisions C, D, and F

Details: Parallel execution of the form Instruction 1 || Instruction 2 will fail when Instruction 1 is ACx, dst2 = pop() and Instruction 2 is ACy = k4 or ACy = −k4 or ACy = k16 and ACx is not the same accumulator as ACy. The ACx will not be updated by the pop instruction. This sequence fails only when ACx is in the dst1 position in Instruction1.

Algebraic example
AC2, T1 = pop() || AC1 = #0 ; AC2 will not be updated correctly

Mnemonic example
POP AC2, T1 || MOV #0, AC1 ; AC2 will not be updated correctly

Assembler Notification: Assembler (versions 1.80 and later) will generate an error for Revisions C, D, and F silicon.

Workaround: Do not execute these instructions in parallel.
DP Update by bit(ST0,#8–0) Followed by XDP Move is Not Pipeline-Protected

Revision(s) Affected: Revisions C, D, and F

Details: If one of the following Status Bit Set/Clear instructions alters the DP field in status register 0 (ST0_55):

- \( \text{bit(ST0,k4) = 0} \) or \( \text{clear of bit in DP field of ST0_55} (k4 = #8–0) \)
- \( \text{bit(ST0,k4) = 1} \) or \( \text{set of bit in DP field of ST0_55} (k4 = #8–0) \)

and the instruction is directly followed by one of the following move instructions:

- \( \text{XARx = XDP} \)
- \( \text{XCDP = XDP} \)
- \( \text{XSP = XDP} \)
- \( \text{XSSP = XDP} \)

the extended registers are updated with the previous XDP value (from before the bit modification) instead of the correct value.

Algebraic example

\[
\begin{align*}
\text{DP} &= #0xffff; \text{DP value is initially } #0xffff \\
\text{bit(ST0, #8) &= 0}; \text{clear of bit 8 in ST0_55} \\
\text{XAR0 = XDP}; \text{XAR0 should be updated to} \\
& \quad \text{0x7FFF but is incorrectly updated to 0xFFFF}
\end{align*}
\]

Mnemonic example

\[
\begin{align*}
\text{MOV #0xffff, DP}; \text{DP value is initially } #0xffff \\
\text{BCLR #8, ST0_55}; \text{clear of bit 8 in ST0_55} \\
\text{MOV XDP, XAR0}; \text{XAR0 should be updated to} \\
& \quad \text{0x7FFF but is incorrectly updated to 0xFFFF}
\end{align*}
\]

Assembler Notification: Assembler (versions 1.80 and later) will generate a REMARK for Revisions C, D, and F silicon when it sees the above situation.

Workaround: Insert a NOP between the bit instruction and the move from XDP.
AR0 is Not Pipeline-Protected When Read by coef(*(CDP+T0)) With C54CM = 1

Revision(s) Affected: Revisions C, D, and F

Details: When the C54CM bit in status register 1 (ST1_55) is set to 1, coef(*(CDP+T0)) is computed as coef(*(CDP+AR0)). If any previous instruction updates the AR0 register during the execute or write phases, the pipeline should stall to postpone coef(*(CDP+T0)) but it does not.

Algebraic example

\begin{verbatim}
bit(ST1,#5) = #1 ; set C54CM (=1)
CDP = #0x0 ; CDP is loaded with 0x0
nop
nop
mar(AR0 = #0xdead) ; AR0 is loaded with 0xdead
AR0 = #0xaaaa ; AR0 is loaded with 0xaaaa
*AR5 = coef(*(CDP+T0)) ; CDP is incorrectly loaded with 0xdead ; instead of 0xaaaa
\end{verbatim}

Mnemonic example

\begin{verbatim}
BSET #5, ST1_55 ; set C54CM (=1)
MOV #0x0, CDP ; CDP is loaded with 0x0
nop
nop
AMOV #0xdead, AR0 ; AR0 is loaded with 0xdead
MOV #0xaaaa, AR0 ; AR0 is loaded with 0xaaaa
MOV coef(*(CDP+T0)), *AR5 ; CDP is incorrectly loaded with 0xdead ; instead of 0xaaaa
\end{verbatim}

NOTE: The syntax for coef(*(CDP+T0)) in both examples may be changed to coef(*(CDP+AR0)) when C54CM is set to 1.

Assembler Notification: Whenever the assembler (versions 1.80 and later) sees a write of AR0 or a memory write, followed within five cycles by the coef form above, it will generate a REMARK for Revisions C, D, and F silicon.

Workaround: Maintain at least five cycles (useful code or NOPs) between the instruction that updates AR0 and the instruction using coef(*(CDP+T0)).
**Advisory CPU_56**

**ARMS Bit Incorrectly Affects *(ARn+T1) in Parallel With Another DAGEN Instruction**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
In the case of single access memory, when ARMS=1 in status register 2 (ST2_55), *(ARn+T1) is computed as *ARn(short(#1)). In the case of dual access memory, *(ARn+T1) should not be affected by the ARMS bit and should be computed as it is. However, in this case (dual access memory), when two instructions using the data address generation unit (DAGEN) are executed in parallel (DAGEN instr1 || DAGEN instr2) with ARMS=1, *(ARn+T1) is incorrectly computed as *ARn(short(#1)).

**NOTE:** Using implied parallelism with two DAGEN instructions (DAGEN instr1, DAGEN instr2) in this case will work properly.

**Algebraic example**

\[
\begin{align*}
\text{bit}(ST2, #15) &= #1 ; \text{set ARMS bit to 1} \\
AC1 &= *(AR3+DR1) || B0F67 = *(AR5 - DR0) ; \text{instr1 is incorrectly calculated as} \\
&\quad \text{*ARn(short(#1))}
\end{align*}
\]

**Assembler Notification:** Assembler (versions 2.20 and later) will generate a WARNING for Revisions C, D, and F silicon.

**Workaround:** Reset the ARMS bit to 0 before executing two DAGEN instructions in parallel (DAGEN || DAGEN) using *(ARn+T1) and dual access memory.

---

**Advisory CPU_57**

**TRNx Register Not Updated**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
In the following cases, both TRN0 and TRN1 registers should be updated by both instructions of each parallel instruction pair (Instruction1 || Instruction2), but Instruction1 does not update TRNx.

\[
\begin{align*}
\text{TRN0} &= \text{Smem} || \text{max_diff_dbl}(ACx,ACy,ACz,ACw,TRN1) ; \text{TRN0 is not updated} \\
\text{TRN1} &= \text{Smem} || \text{max_diff_dbl}(ACx,ACy,ACz,ACw,TRN0) ; \text{TRN1 is not updated} \\
\text{TRN0} &= \text{Smem} || \text{min_diff_dbl}(ACx,ACy,ACz,ACw,TRN1) ; \text{TRN0 is not updated} \\
\text{TRN1} &= \text{Smem} || \text{min_diff_dbl}(ACx,ACy,ACz,ACw,TRN0) ; \text{TRN1 is not updated}
\end{align*}
\]

**NOTE:** If the same TRNx register is selected by both instructions, TRNx is updated by Instruction2. This behavior is correct.

**Assembler Notification:** Assembler (versions 1.80 and later) will generate an ERROR for Revisions C, D, and F silicon when these pairs are found.

**Workaround:** Do not execute these instructions in parallel.
Advisory CPU_58

Parallel Instruction Pair if (cond = false) execute (D_Unit) || pshboth(xsrc) Corrupts Stack

Revision(s) Affected: Revisions C, D, and F

Details:
In the following case:
if (cond = false) execute (D_Unit) || pshboth(xsrc)
because pshboth(xsrc) is a memory write operation, the condition should be detected at the read phase in order to kill the memory write request at the execute phase. The condition is not detected until the execute phase, however, so the write request cannot be killed. As a result, invalid data is written to the memory location pointed to by XSP and XSSP.

Algebraic example
if (AC1==0) execute (D_Unit) || pshboth(XAR0)
; If (AC1==0) is false, stack data is corrupted

Mnemonic example
XCCPART label, AC1==0 || PSHBOTH XAR0
; If (AC1==0) is false, stack data is corrupted

Assembler Notification: Assembler (versions 1.80 and later) will generate an ERROR for Revisions C, D, and F silicon when this is found.

Workaround: Use one of the following:
Option 1:
if (cond = false) execute (D_Unit)
pshboth()
Option 2:
if (cond = false) execute (AD_Unit) || pshboth()

Advisory CPU_59

Return From Interrupt (RETI) Does Not Work as Second Parallel Instruction

Revision(s) Affected: Revisions C, D, and F

Details: The return from interrupt or RETI instruction does not work properly when it is the second instruction in a pair of parallel instructions as follows:
Instruction1 || RETI

Assembler Notification: Assembler (versions 1.80 and later) will generate an ERROR for Revisions C, D, and F silicon when this is found.

Workaround: Do not use RETI as the second instruction in a parallel pair.
Advisory CPU_60  

**BRC1 Preceding Nested Block Repeat is Not Protected**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** The new BRC1 value updated by entering the inner block repeat loop (=BRS1) could be read during the read or execute phases of the initial BRC register read instruction under the following conditions:

- C54CM = 0 (bit in status register 1)
- BRC1 register is not equal to the BRS1 register
- BRC1 is read by an instruction during its read or execute phases
- The BRC1 read is immediately followed by a nested blockrepeat

**Algebraic example**

```
AR1 = BRC1 ; BRC1 is read at the execute phase
blockrepeat {
    blockrepeat { ; BRC1 is loaded with BRS1 at the decode phase
```

The AR1 = BRC1 instruction results in the incorrect value of BRC1 being read because it is updated by the second blockrepeat instruction before the execute phase of AR1 = BRC1.

**Mnemonic example**

```
MOV BRC1, AR1; BRC1 is read at the execute phase
RPTB {
    RPTB { ; BRC1 is loaded with BRS1 at the decode phase
```

**Assembler Notification:** Assembler (versions 1.80 and later) will generate a REMARK if a use of BRC1 is found within four cycles of the beginning of a nested blockrepeat and a C54CM_OFF directive has been seen.

**Workaround:** In the case where BRC1 is read during the execute phase, insert four instructions (useful code or NOPs) between the BRC1 read and the inner block repeat instruction.

In the case where BRC1 is read during the read phase, insert three instructions (useful code or NOPs) between the BRC1 read and the inner block repeat instruction.
**Advisory CPU_61**

**MAC Operation is Affected by an M40 Qualifier Instruction Executed in Parallel**

Revisions affected: Revisions C, D, and F

Details: When the M40 bit in status register 1 (ST1_55) is 0 and one of the following parallel instruction pairs is executed:

- (instruction with M40 qualifier) || (MAC instruction without M40 qualifier) ; or
- (MAC instruction without M40 qualifier) || (M40 qualifier instruction)

the MAC instruction computes as if M40 is 1, even though it has no M40 qualifier.

Algebraic example

\[
\text{bit(ST1,} \oplus \text{M40)} = \#0 \\
\text{AC0} = \text{M40(dbl(@#36h))} || \text{AC3} = (\text{AC3} \times T0) + \text{AC3}
\]

The MAC instruction in the example above should operate in 32-bit mode, however, the parallel instruction with the M40 qualifier affects the MAC operation.

Mnemonic example

\[
\text{BCLR @M40, ST1_55} \\
\text{MOV40 dbl(@#36h)} || \text{MAC AC3, T0, AC3, AC3}
\]

Assembler Notification: Assembler (versions 1.80 and later) will generate a REMARK for Revisions C, D, and F silicon when this pair is found.

Workaround: Do not execute a MAC instruction and an instruction with an M40 qualifier in parallel.

---

**Advisory CPU_62**

**TAx, Acy = pop() || TAz = k4/−k4 Does Not Update TAx**

Revisions affected: Revisions C, D, and F

Details: When one of the following parallel instruction pairs is executed:

- TAx, ACy = pop() || dst = k4 ; or
- TAx, ACy = pop() || dst = −k4

the TAx register specified in the pop() instruction is not updated.

Assembler Notification: Assembler (versions 2.00 and later) will generate a ERROR for Revisions C, D, and F silicon when this pair is found.

Workaround: Swap the positions of Instruction1 and Instruction2 as follows:

\[
dst = k4 || TAx, ACy = \text{pop()}
\]
Advisory CPU_63

No Pipeline Protection Between Modification of C54CM Bit and Nested Blockrepeat

Revision(s) Affected: Revisions C, D, and F

Details: When the C54CM bit in status register 1 (ST1_55) is updated just before the start of a blockrepeat, the following problem occurs:

If the blockrepeat is the outer loop, there is no functional problem but the BRAF bit of ST1_55 is updated before the new C54CM value takes effect.

If the blockrepeat is the inner loop, the new value of the C54CM bit is not used within the loop.

Algebraic example

\[
\text{bit(ST1,#5)} = #0 \\
\text{blockrepeat} \\
\text{blockrepeat} \\
\text{AR1 = @0x43 || mmap()} \quad ; \text{load REA1 value into AR1}
\]

In the above case, REA1 should not be updated inside the nested block repeat because C54CM = 0. Due to this advisory, REA1 is updated and loaded to AR1.

Mnemonic example

\[
\text{BCLR #5, ST1_55} \\
\text{RPTB} \\
\text{RPTB} \\
\text{MOV @0x43, AR1 || mmap}
\]

Assembler Notification: Assembler (versions 2.30 and later) will generate a WARNING for Revisions C, D, and F silicon for any bit change of C54CM within four cycles of a block repeat.

Workaround: Ensure there are four instructions (useful code or NOPs) between the bit modification of C54CM and the inner blockrepeat instruction.
Wrong Value Loaded During Read of BRC0 in Nested Blockrepeat

Revisions Affected: Revisions C, D, and F

Details: Under the following conditions:
  - C54CM = 0 in status register 1 (ST1_55)
  - A read of the BRC0 register is located within the inner loop of a nested blockrepeat
  - The BRC0 read is within six instructions of the end of nested blockrepeat
  - The REA0 register contains the same value as the REA1 register
  - BRC1 > 0

the read of the BRC0 register will return the wrong value.

Algebraic example

```
bit(ST1,#5) = #0 ; C54CM = 0
BRC0 = #10
BRC1 = #10
blockrepeat {
  nop
  nop
  nop
  blockrepeat {
    AR0 = BRC0 ; read of BRC0 returns incorrect value
    nop
    nop
    nop
    nop
    nop
  }
}
```

Assembler Notification: Assembler (versions 2.00 and later) will generate a WARNING for Revisions C, D, and F silicon when a read of BRC0 is found within a block repeat and within six cycles of the end of the loop.

Workaround: Do not read BRC0 within six instructions of the end of a nested block repeat. Insert NOPs or useful code as necessary.
Revisions C, D, and F

When C54CM = 1 in status register 1 (ST1_55), the instruction return || far() should not affect the BRAF bit. However, the BRAF bit is cleared in this case.

Assembler Notification: Assembler (versions 2.00 and later) will generate a WARNING for Revisions C, D, and F silicon when return || far() is found.

Workaround: Save the ST1_55 context to the stack or to an available register before call || far() and restore it after return || far() as in the following example:

```assembly
bit(ST1,#5) = #1 ; C54CM=1
blockrepeat{
  .push(@ST1) ; save context
  call #LABEL || far()
  .
  @ST1 = pop() ; restore context
  .
}
LABEL:
  .
  return || far()
```
## Advisory CPU_66 Call and Return Are Not Pipeline-Protected Against C54CM Bit Update

**Revision(s) Affected:** Revisions C, D, and F

**Details:** As the behavior of call and return instructions is affected by the C54CM bit, these instructions should be protected against C54CM bit updates but they are not.

**Algebraic example**

```
bit(ST1,#5) = #0          ; clear C54CM bit
nop
call #LABEL             ; new C54CM bit value is not used
```

**Mnemonic example**

```
BCLR #5, ST1_55          ; clear C54CM bit
NOP
CALL #LABEL             ; new C54CM bit value is not used
```

**Assembler Notification:** Assembler (versions 2.30 and later) will generate a WARNING for Revisions C, D, and F silicon when any of the following are detected:

1) Bit(ST1, #5) = # within three cycles of a call or return
2) A direct write to ST1 within four cycles of a call or return
3) Bit(ST1, #5) = # within six cycles of a far call
4) A direct write to ST1 within seven cycles of a far call

**Workaround:** Maintain at least three instructions (NOPs or useful code) between a C54CM bit update by bit instruction and a call or return instruction.

Maintain at least four instructions (NOPs or useful code) between a C54CM bit update by ST1 MMR write and a call or return instruction.

In the case of a “call || far” instruction:

Maintain at least six instructions (NOPs or useful code) between a C54CM bit update by bit instruction the “call || far” instruction.

Maintain at least seven instructions (NOPs or useful code) between a C54CM bit update by ST1 MMR write and the “call || far” instruction.
Advisory CPU_67

**BRC0/1 Read Near End of Blockrepeat is Corrupted by INTR at End of Blockrepeat**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When the last instruction in a blockrepeat loop is a software interrupt (INTR) and one of the following conditions is true the value from the BRC0/1 read is wrong:

- An instruction reading BRC0 or BRC1 during its EXE phase is five cycles before the blockrepeat end
- An instruction reading BRC0 or BRC1 during its READ phase is four cycles before the blockrepeat end

**Algebraic example**

```
blockrepeat{
    T3 = BRC0 ; BRC0 read will fail
    nop
    nop
    nop
    intr (#18)
}
```

**Mnemonic example**

```
RPTB{
    MOV BRC0, T ; BRC0 read will fail
    NOP
    NOP
    NOP
    INTR #18
}
```

**Assembler Notification:** Assembler (versions 2.00 and later) will generate a REMARK for Revisions C, D, and F silicon when for every INTR at the end of a block repeat.

**Workaround(s):**

1. Do not put the INTR instruction at the end of a blockrepeat
2. EXE phase read of BRC is at least six cycles from a blockrepeat end, and READ phase read of BRC is at least five cycles from a blockrepeat end.
Revisions C, D, and F

In the case where an interrupt condition is decoded just after an access to the BRAF bit in status register 1 (ST1_55), the BRAF access is not pipeline-protected. For example, if C54CM = 1, an interrupt will cause the BRAF bit to be cleared. A BRAF read preceding the interrupt could read the cleared BRAF bit instead of the BRAF value present before the interrupt.

On the Revisions C, D, and F silicon, when C54CM=1, an interrupt condition causes the following to occur:

- Store current BRAF value
- Clear BRAF bit
- Execute ISR
- Restore BRAF value upon return from interrupt

On the a future revision silicon, when C54CM=1, an interrupt will result in the following:

- Store current BRAF value
- Leave BRAF unaltered
- Execute ISR
- Restore BRAF value upon returning from interrupt

Algebraic example

T3 = @ST1 ; BRAF bit will be cleared before it is stored to T3
<interrupt asserted>

Assembler Notification:

Assembler (versions 2.30 and later) will generate a REMARK for every direct read of ST1 (xxx = @ST1_ L).

Workaround(s):

1. Use the device in native 55x mode.
2. If C54x compatibility mode is enabled, disable the interrupts, read the BRAF bit, and then enable the interrupts.
Advisory CPU_69  Conditional D_Unit Execution of MMR Write With False Condition Corrupts MMR

Revision(s) Affected: Revisions C, D, and F
Details: For the two instruction sequences shown below:

**Case 1:**
If (cond = false) Execute (D_Unit) || MMR write

**Case 2:**
if(cond = false) Execute (D_Unit)
MMR write

the memory mapped register (MMR) should not be updated because the condition is false, but in this case the MMR is corrupted. If the condition is true, the MMR is updated correctly.

NOTE: This advisory only occurs with D_Unit.

Algebraic example
if (AR3 != #0) execute(D_Unit) ; AR3 = 0, condition is false
*AR3 = #2 ; MMR at 0x0000h is corrupted

Mnemonic example
XCCPART label, AR3 != #0 ; AR3 = 0, condition is false
MOV #2, *AR3 ; MMR at 0x0000h is corrupted

Assembler Notification: Assembler (versions 2.30 and later) will generate a WARNING for Revisions C, D, and F silicon.

Workaround: Use the AD_Unit instead of the D_Unit in these cases.

Advisory CPU_70  Corrupted Read of BRC0/1 Near the End of a Blockrepeat

Revision(s) Affected: Revisions C, D, and F
Details: When BRC1 or BRC0 is read within seven instructions of the end of block repeat loop, the read may be corrupted under certain pipeline conditions when a stall is being generated.

Assembler Notification: Assembler (versions 2.00 and later) will generate a REMARK for Revisions C, D, and F silicon for any BRC0/1 read within seven cycles of the end of a block repeat.

Workaround: Do not read BRC0 or BRC1 within seven instructions of the end of a nested block repeat. Insert NOPs or useful code as necessary.
Advisory CPU_71

Potential Pipeline Corruption During Interrupts

Revision(s) Affected:
Revisions C and D

Details:
A read on the program bus may be stalled due to a pending memory write. This could potentially cause pipeline corruption if an interrupt condition occurs during this time. The corruption leads to an illegal value loaded into the Program Counter instead of the ISR start address. This condition can occur on double writes to internal memory, single writes to I/O space, or a single write to slow external memory through the EMIF. This problem is fixed for internal memory accesses in silicon Revisions C, D, and F.

This problem can also occur when executing code from external memory (SRAM, SDRAM) that calls a routine in internal memory and an interrupt condition occurs during this time. This problem is corrected in revision F and later devices.

Assembler Notification:
None

Workaround:
The internal DSP memory is divided into top and bottom sides (TOP and BOT) as shown in the following example (these are word addresses, not byte addresses):

```
TOP  0x00000 - 0x07FFF
TOP  0x10000 - 0x17FFF
TOP  0x20000 - 0x27FFF
TOP  0x30000 - 0x37FFF
BOT  0x08000 - 0x0FFFF
BOT  0x18000 - 0x1FFFF
BOT  0x28000 - 0x2FFFF
BOT  0x38000 - 0x3FFFF
```

The following conditions must be satisfied:

1. While interrupts are active, all internal data accesses must be entirely in the TOP memory regions or entirely in the BOT memory regions. This includes data and program accesses as well as stack accesses and context stores to the stack. Branches to another side of memory are possible only if interrupts are disabled before the branch, and then enabled once the branch has succeeded.

2. Interrupts must be disabled during all write accesses to external memory and I/O space.
**Advisory CPU_72**  

**C54CM Bit Update and *CDP With T0 Index is Not Pipeline-Protected**

**Revision(s) Affected:**  
Revisions C, D, and F

**Details:**  
When the C54CM bit in status register 1 (ST1_55) is set to 1, the T0 index for single/dual/coefficient memory accesses should be replaced with AR0 for 54x compatibility. Therefore, if a C54CM bit update is followed by an instruction utilizing the DAGEN and T0 index, a stall should be generated to postpone the DAGEN until the C54CM bit update is complete. In the following cases, the stall is not created and the incorrect index is used (AR0/T0):

**Case 1**

C54CM bit update by bit instruction  
0–4 cycles  
B-bus access with 'coef(*CDP+T0)' using address modifier: *ABS16(#k) or *(#k).

**Case 2**

C54CM bit update by MMR write  
0–5 cycles  
B-bus access with 'coef(*CDP+T0)' using address modifier: *ABS16(#k) or *(#k).

**Algebraic example**

\[
\text{bit(ST1,#5) = #1} \quad ; \quad \text{set C54CM (=1)}  \\
AC0 = *(#60h)*\text{coef}(*\text{CDP+T0}) \quad ; \quad \text{T0 incorrectly used as index}
\]

**Mnemonic example**

\[
\text{BSET} \ #5, \ \text{ST1_55} \quad ; \quad \text{set C54CM (=1)}  \\
\text{MOV} \ (#60h)*\text{coef}(*\text{CDP+T0}), \ AC0 \quad ; \quad \text{T0 incorrectly used as index}  \\
\quad \text{0xaaaa}
\]

**Assembler Notification:**  
Assembler (versions 2.30 and later) will generate a REMARK for Revisions C, D, and F silicon when this condition is found.

**Workaround(s):**

1. In the case where the C54CM bit is updated by a bit instruction, maintain at least five cycles (useful code or NOPs) between the C54CM bit update and the DAGEN instruction.

2. In the case where the C54CM bit is updated by a MMR write of ST1_55, maintain at least six cycles (useful code or NOPs) between the C54CM bit update and the DAGEN instruction.
Revision(s) Affected: Revisions C, D, and F

Details: In the following cases, instructions may not execute properly due to insufficient pipeline protection from reset conditions:

Case 1

The following instruction(s) is not executed properly when closely preceded by a hardware or software reset:

\[ \text{DP = #K16 } ; \text{OR} \]
\[ \text{DAGEN operation affected by any status bit } ; \text{OR} \]
\[ \text{if (cond) execute (AD Unit)} \]

These instructions (which depend on ST0_55, ST1_55 and ST2_55) will not execute correctly if they are located in the first four instructions following the reset (including the delay slot in the reset vector).

Case 2

IFR0/1 or ST1 MMR read instructions may return invalid read data when followed by a software reset.

Case 3

The BRAF bit is not cleared correctly by a software reset which follows the bit (ST1, #BRAF) = #1 instruction.

Assembler Notification: None

Workaround: Use the appropriate workaround, based on the Case.

Case 1

Do not put the following instruction(s) in the second slot of a parallel instruction pair. Also do not use the following instruction(s) as the first, second, or third instructions at beginning of program space:

\[ \text{DP = #K16 } ; \text{OR} \]
\[ \text{DAGEN-operation affected by any status bit } ; \text{OR} \]
\[ \text{if (cond) execute (AD Unit)} \]

Case 2

Ensure at least three cycles between IFR0/1 or ST1 MMR read and a software reset.

Case 3

Ensure at least five cycles between bit(ST1, #BRAF) = #1 and a software reset.
**Advisory CPU_74**

**Tx Not Protected When Paralleled With Extended Register Instruction**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** An extra stall should be generated between a Tx update in the EXE phase and its use in the D-Unit. During the following sequence, the stall is not generated and therefore the previous data of Tx is used by the D-Unit:

1) Tx is updated in EXE phase

2) In the next cycle, instruction slot #1 is one of the following extended register related instructions (instruction does not necessarily have to involve Tx):

- dst = src
- dst = dbl (Lmem)
- dbl (Lmem) = src
- pshboth (src)
- dst = popboth()

and instruction slot #2 is a D-unit instruction which uses Tx updated in the previous instruction.

Algebraic example

T3 = #0

T3 = #1

XAR0 = AR3 || AC0 = T3 ;AC0 is updated by #0, not #1

**Assembler Notification:** Assembler (versions 2.30 and later) will generate a REMARK for Revisions C, D, and F silicon when this condition is found.

**Workaround:** Insert a NOP between the Tx update in EXE phase and the Tx usage by the D-unit in slot #2 when paralleled with extended register related instruction in slot #1.

**Advisory CPU_75**

**MMR Writes to ST0 and ST2 Are Not Pipeline-Protected Against Interrupts**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** Memory mapped writes to the ST0 and ST2 status registers are not Pipeline-Protected against hardware or software interrupts. The context store of the interrupt should be stalled while the status register writes complete, but this is not the case. This will be fixed in silicon a future revision.

Algebraic Example

STO_L = CSR || mmap()
<interrupt occurs> ; write to ST0 does not complete

**Assembler Notification:** Assembler (versions 2.30 and later) will generate a REMARK if an MMR write of ST0/ST1 is detected.

**Workaround(s):**

1. In the case of an interrupt caused by the INTR instruction, one NOP should be inserted between the MMR STO/2 register write and the INTR instruction.

2. In the case of hardware interrupts, all interrupts should be masked or disabled until the MMR STO/2 register write completes. Insert 5 NOPs between the hardware interrupt disable and the MMR STO/2 write instruction. Insert 6 NOPs between the MMR STO/2 restore and hardware interrupt enable instruction.
**Advisory CPU_76**  
*DELAY Smem Does Not Work With Circular Addressing*

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When using circular addressing mode with the ‘DELAY Smem’ instruction in the following case:

- \( \text{smem} = \) (end address of a circular buffer)

the incorrect destination address is used for the delay instruction. The destination address used is (end of circular buffer)+1, which is outside of the circular buffer. The correct functionality would be for the destination address to wrap around to the beginning address of the circular buffer.

**Assembler Notification:** Assembler (versions 2.30 and later) will detect the use of delay(Smem) and generate a REMARK.

**Workaround:** Do not use circular addressing mode with the ‘DELAY’ instruction.

---

**Advisory CPU_77**  
*D-Unit Instruction Not Protected From ST2 Update*

**Revision(s) Affected:** Revisions C, D, and F

**Details:** When the following sequence occurs:

1. ST2 register is updated by an MMR write
2. Next instruction is a D-unit instruction (DU-ALU, DU-MAC1,2 or DU-shifter) that is affected by the RDM bit (bit 10 of the ST2 register)

a stall should be generated to allow the ST2 update to complete. The stall does not occur, therefore the D-Unit instruction does not execute properly with respect to the RDM bit.

**Algebraic Example**

\[
\begin{align*}
\text{RDM is reversed at WRITE phase.} \\
\text{RDM is referenced at EXE phase.}
\end{align*}
\]

**Assembler Notification:** Assembler (versions 2.30 and later) will attempt to detect any instruction using rnd() and will generate a WARNING if the instruction is preceded by a MMR write to ST2.

**Workaround:** Insert a NOP between the MMR write of ST2 and the D-Unit instruction.
**Advisory CPU_78**

**Assembler Does Not Detect Violation of Max Local Repeat Block Size**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
The maximum size of a repeat block local to the IBQ was defined in the instruction set reference guides as being limited to 61 bytes. This 61-byte limit is not accurate in all conditions, therefore the documentation is in error. Assemblers 2.00 and earlier check to ensure that the size of a local repeat block, excluding the last instruction, is less than or equal to 55 bytes. Under the following conditions:

- The repeat block is misaligned such that it starts at the 4th byte of the IBQ
- The last instruction of the repeat block is seven bytes (3-byte body + *(#k) addressing mode)

The size of the repeat block (minus the last instruction) should actually be limited to 54 bytes. If this limit is exceeded in this case, the loop will not fit within the IBQ, causing the CPU to hang.

Even though this is a specification error and not a hardware exception, it is included in this document to inform the user of this condition and its effect (possible CPU hang).

**Assembler Notification:** Assembler (versions 2.20 and later) will check for the proper maximum local repeat block size for all silicon revisions.

**Workaround(s):**
1. Ensure that the size of a local repeat block excluding the last instruction is equal to or less than 54 bytes. A future version of the assembler will check for the proper limit.
   OR
2. If the last instruction of a local repeat block is a 7-byte instruction (3-byte body + *(#k) addressing mode), and the remainder of the local repeat block is 55 bytes, use the `.align` directive to align the first instruction of the local repeat block to a 32-bit boundary. This will ensure the repeat block is aligned to the first byte of the IBQ.

---

**Advisory CPU_79**

**IDLE Cannot Copy the Content of ICR to ISTR**

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
When an IDLE instruction is decoded, the content of the Idle Configuration Register (ICR) is supposed to be copied to Idle Status Register (ISTR) when the instruction preceding the IDLE completes its WRITE phase. However, during the following sequence, the ICR to ISTR copy does not happen:

- IDLE is decoded
- A wakeup interrupt condition (NMI or any maskable interrupt which is enabled in the IER0/IER1 registers) is captured or is currently pending.
- The ICR to ISTR would normally happen here, but does not occur.

**Assembler Notification:** None

**Workaround:** Make sure all interrupts are masked (disabled) via the IER0/IER1 registers before IDLE instruction is decoded. This workaround does not work for the NMI interrupt.
Revision(s) Affected: Revisions C, D, and F

Details: Any of the following instructions are not protected against interrupts when followed by a AD-unit conditional execute instruction for which the condition is false. (This exception only applies to conditional execution of the next instruction and not a conditional execute of a parallel instruction):

- \( SP = SP + K8 \) (revision 1.x only)
- MMR–read access to SP/SSP
- \( dst = XSP/XSSP \)
- \( dbl(Lmem) = XSP/XSSP \)
- push_both(XSP/XSSP)
- \( XSP/XSSP = pop() \)
- MMR–write access to SP/SSP

Algebraic Example

\[
\text{nop} \\
SP = SP - \#1 \\
\text{if (TC1) execute (AD_Unit)} \quad \text{where TC1 = 0, condition is false.} \\
\text{<interrupt occurs>} \\
AR6 += \#1 \\
\ldots
\]

Assembler Notification: Assembler (versions 2.30 and later) will attempt to identify a code sequence that may cause the exception and generate a REMARK.

Workaround: Case 1: When SP/SSP is read in the read phase, insert 2 NOPs between the SP/SSP instruction and the conditional execute instruction.

Case 2: When SP/SSP is read or written in the execute phase, insert three NOPs between the SP/SSP instruction and the conditional execute instruction.

Case 3: When SP/SSP is written in the write phase, insert four NOPs between the SP/SSP instruction and the conditional execute instruction.
Advisory CPU_86

Corruption of CSR or BRCx Register Read When Executed in Parallel With Write

Revision(s) Affected: Revisions C, D, and F

Details: Under the following conditions:

- CSR, BRC0 or BRC1 register is read in the EXE phase in parallel with a write to the same register
- the instruction is stalled due to a previous write access

The register read may be corrupted, returning the new value from the register write instruction. The possible parallel instruction pairs which may cause this condition are as follows:

- Smem = CSR || CSR = TAx ; Smem should be updated by old
- Smem = CSR || CSR = Smem ; register value, but is updated to
- Smem = BRC0 || BRC0 = TAx ; TAx value instead
- Smem = BRC0 || BRC0 = Smem
- TAx = BRC0 || BRC0 = TAx
- TAx = BRC0 || BRC0 = Smem
- Smem = BRC1 || BRC1 = TAx
- Smem = BRC1 || BRC1 = Smem
- TAx = BRC1 || BRC1 = TAx
- TAx = BRC1 || BRC1 = Smem

Assembler Notification: Assembler (versions 2.30 and later) will detect the above parallel pairs and generate a WARNING.

Workaround: Do not execute these instructions in parallel.

Advisory CPU_91

C16, XF, and HM Bits not Reinitialized by Software Reset

Revision(s) Affected: Revisions C, D, and F

Details: According to Section 5.6 (Software Reset) of the TMS320C55x DSP CPU Reference Guide (literature number SPRU371), the software reset only affects IFR0/1, ST0_55, ST1_55 and ST2_55. In this case, the reset value should be the same as those forced by a hardware reset (C16 = 0, HM = 0, XF = 1). Instead, the software reset does not affect the C16, XF and HM bits and they retain their previous values.

Assembler Notification: Assembler (versions 2.40 and later) will generate a REMARK on any “RESET” instruction.

Workaround: None
Interrupted Conditional Execution After Memory Write May Execute Unconditionally in the D-Unit

Revision(s) Affected: Revisions C, D, and F

Details: When a memory write instruction is executed just before a conditional statement in the D unit and an interrupt is asserted between the conditional execute and the next instruction to be executed based on the conditional's result, the next instruction may get executed regardless of the conditional's result. Note, this exception may also occur in a local repeat, if the local repeat includes a memory write instruction at the end. See the following examples.

Example 1:
Memory Write
If ( Conditional ) execute ( D unit )
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed regardless of Conditional

Example 2:
Local Repeat {
If ( Conditional ) execute ( D unit )
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed regardless of Conditional
...
Memory Write
}

Assembler Notification: Assembler (versions 2.40 and later) will detect the above condition and generate a REMARK.

Workaround: Put a NOP between the memory write instruction and the conditional execution.

Example 1:
Memory Write
NOP
If ( Conditional ) execute ( D unit )
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed regardless of Conditional
or replace:
If ( Conditional ) execute ( D unit )
with:
If ( Conditional ) execute ( AD unit )
Revisions C, D, and F

Details:
When a long memory-mapped register (MMR) write instruction is executed just before or during a conditional statement in the D / AD unit and:

• an interrupt is asserted between the conditional execute and the next instruction to be executed
• no single MMR write follows before or during the return from interrupt

then, the instruction to be executed based on the conditional gets executed regardless of the conditional’s value. See the following examples.

Example 1:
long MMR Write
If (Conditional) execute (AD unit / D unit) ; no single MMR write
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed regardless of Conditional
ISR: ...
Return_int ; no single MMR write

Example 2:
If (Conditional) execute ( AD unit / D unit) ; no single MMR write
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed regardless of Conditional
ISR: long MMR write
Return_int ; no single MMR write
Interrupted Conditional Execution After Long Memory-Mapped Register Write is Executed
Unconditionally in the D Unit / AD Unit (Continued)

Example 3:

If (Conditional) execute (AD unit / D unit) ; no single MMR write
< Hardware Interrupt Asserted >
instruction to be executed based on the Conditional gets executed
regardless of Conditional

ISR: ...
long MMR write || Return_int

long memory mapped register (MMR) is any of the following instructions that point to 0x0 through 0x5F with “Lmem” addressing:

dbl( Lmem ) = pop ()
dbl( Lmem ) = ACx, copr()
dbl( Lmem ) = LCRPC
dbl( Lmem ) = src
dbl( Lmem ) = ACx
dbl( Lmem ) = saturate( uns( ACx ) )
Lmem = pair( Dax )
HI( Lmem ) = HI( ACx ) >> #1, LO( Lmem ) = LO( ACx ) >> #1
Lmem = pair( HI( ACx ) )
Lmem = pair( LO( ACx ) )
Lmem = dbl( coeff )

Assembler Notification: Assembler (versions 2.40 and later) will generate a REMARK on any return-from-interrupt instruction. The assembler will avoid the remark if it is able to determine that a single memory write occurs before the return-from-interrupt and there is no long MMR write between the single memory write and the return-from-interrupt instruction.

Workaround: Put a dummy single memory write (e.g. @#0x1f = AR0 || mmap() : 0x1f is a reserved space.) in front of all “Return_int” and make sure that no long memory writes are in parallel with “Return_int”.

Example 1:

long MMR Write
.If (Conditional) execute (AD unit / D unit) ; no single MMR write
< Hardware Interrupt Asserted >
instruction not to be executed

ISR: ...

single MMR write
Return_int
| Advisory CPU_97 | “LCRPC = Lmem || Lmem = LCPRC” May Not Work Correctly |
|----------------|----------------------------------------------------------|

**Revision(s) Affected:** Revisions C, D, and F

**Details:**

“LCRPC = Lmem || Lmem = LCPRC” can be used to update the LCPRC by the data at “Lmem” and save the current LCPRC to the same location as follows:

- New LCRPC ← Old Lmem
- New LCRPC → New Lmem

**Example 1:**

Before execution: LCPRC = 0x00123456, Lmem = 0xFFFFFFFF
After execution: LCRPC = 0xFFFFFFFF, Lmem = 0xFFFFFFFF instead of the expected 0x00123456

**Assembler Notification:** Assembler (versions 2.40 and later) will generate a WARNING if the above condition is found.

**Workaround:** Do not use the parallel combination of instructions.
"return-int" (Under Fast - Ret Config) May Lead to Some Instructions Not Working Correctly

Revisions C, D, and F

Under fast return configuration, when an interrupt is asserted at any of the following cases:

- during single repeat
- just before conditional execute next instruction, such as, XCN_PMC, XCN_PMU, XCN_PMC_S, XCN_PMU_S, etc.

and also if the corresponding "return_int" is stalled at ADDRESS or ACCESS1 phase,

- the single repeat is executed more than expected and if it is located at the end of blockrepeat/localrepeat, the BRCx may be not decremented.
- the instruction to be executed conditionally is executed unconditionally.

Example 1:

```
AR0 = #0
repeat( #15 )
AR0 = AR0 + #1 ; An interrupt is asserted here.
AR0 = AR0 ^ #16 ; AR0 is expected to be 0 but not.
If ( AR0 != #0 ) goto ERROR
```

ISR:...

```
AR1 = AR1 − #1
mar( *AR1+ ) || return_int ; Stalled at ADDRESS phase.
```

Example 2:

```
<< An interrupt is asserted here >>
if ( cond=false ) Execute ( AD_Unit / D_Unit )
Instruction to be executed conditionally is executed always.
```

ISR:...

```
AR1 = AR1 − #1
mar( *AR1+ ) || return_int ; Stalled at ADDRESS phase.
```

Assembler Notification: The assembler (versions 2.40 and later) will generate a REMARK on any return-from-interrupt instruction that does not have at least six NOP instructions preceding it.

Workaround: If "hold" feature, which can cause CPU stall, is not used, put six NOPs just before return_int to avoid it from stall.

Example:

```
nop
nop
nop
nop
nop
nop
return_int ; no stall at ADDRESS nor ACCESS1 phase.
```

OR

```
Not to use Fast return configuration.
```

Assembler Notification: The assembler (versions 2.40 and later) will generate a REMARK on any return-from-interrupt instruction that does not have at least six NOP instructions preceding it.

Workaround: If "hold" feature, which can cause CPU stall, is not used, put six NOPs just before return_int to avoid it from stall.

Example:

```
nop
nop
nop
nop
nop
nop
return_int ; no stall at ADDRESS nor ACCESS1 phase.
```

OR

```
Not to use Fast return configuration.
```
Revisions C, D, and F

Details:
When “Lmem” (see instruction list below) points to address “0x4A” or “0x4D”, two memory-mapped registers (MMR)—IVPH and ST2 for “0x4A”; SP and SSP for “0x4D”—are supposed to be read. However, a corrupted value is read from ST2 (for the case of “0x4A”) and SSP (for the case of “0x4D”).

**NOTE:** The following shows the corresponding part of the MMR mapping.

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>4A</td>
<td>IVPH</td>
</tr>
<tr>
<td>4B</td>
<td>ST2</td>
</tr>
<tr>
<td>4C</td>
<td>SSP</td>
</tr>
<tr>
<td>4D</td>
<td>SP</td>
</tr>
</tbody>
</table>

**Example**

```plaintext
@#0x4a = #0xaaaa || mmap() ; IVPH <= 0xaaaa  
@#0x4b = #0x1111 || mmap() ; ST2 <= 0x1111  
push(dbl(#0x4a)) || mmap() ; @SP-1 <= ST2, @SP-2 <= IVPH
```

The stack, pointed by SP−1, should be updated with ST2, but instead, gets a corrupted value.

The following is the entire list of Lmem instructions:

- push(dbl(Lmem))
- dbl(coeff) = Lmem
- ACy = ACx + dbl(Lmem)
- ACy = ACx − dbl(Lmem)
- ACy = dbl(Lmem) − ACx
- RETA = dbl(Lmem)
- ACx = M40(dbl(Lmem))
- pair(HI(ACx)) = Lmem
- pair(LO(ACx)) = Lmem
- pair(TAx) = Lmem
- dst = dbl(Lmem)
- HI(ACy) = HI(Lmem) + HI(ACx), LO(ACy) = LO(Lmem) + LO(ACx)
- HI(ACy) = HI(ACx) − HI(Lmem), LO(ACy) = LO(ACx) − LO(Lmem)
Assembler Notification: Pending

Workaround: Use “4B” instead of “4A”, “4C” instead of “4D”. For example,
@@0x4a = #0xaaaa || mmap() ; IVPH <= 0xaaaa
@@0x4b = #0x1111 || mmap() ; ST2 <= 0x1111
push(dbl(@@0x4b)) || mmap() ; @SP-1 <= IVPH, @SP-2 <= ST2

Advisory CPU_109

Bus Error Issued on Byte Access to I/O Space With Address Range 0x0 to 0x5f

Revision(s) Affected: Revisions C, D, and F

Details: A bus error, which is captured on IFR1 bit 8 as “BERRINTF” and ST3 bit 7 as “CBERR”, is issued when an illegal bus access occurs. All I/O space (0x0 to 0xffff) is byte read/write-accessible without any bus errors. However, a bus error is wrongly issued when a byte access is made to the I/O space with address range 0x0 to 0x5f.

The following is the entire list of byte-accessible instructions that will give bus errors when trying to read I/O space address 0x0 to 0x5f:

• dst = uns(high_byte(Smem))
• dst = uns(low_byte(Smem))
• ACx = low_byte(Smem) << SHIFTW
• ACx = high_byte(Smem) << SHIFTW
• high_byte(Smem) = src
• low_byte(Smem) = src

Assembler Notification: Pending

Workaround: Use one of the following workarounds:

• Do not use any of the above instructions to access the I/O space, address 0x0 to 0x5f
• Ignore the bus error, by either not setting IER1[8] or by not using ST3[7].
3.3 Device-Level Advisories

**Advisory DL_1**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
</table>
| Details:              | Writes performed to the peripheral registers (in I/O space) are posted to the peripheral controller to be completed in the next available time slot. When the write is posted, the peripheral controller sends a ready signal back to the CPU even though the write has only been posted, not completed. In this case, the CPU has no visibility to any latency associated with the write. Since only one write can be posted to the peripheral controller, this effect only occurs on the last write in a sequence because the CPU is stalled if there is more than one write request pending to the peripheral controller).

An example of the effect of this exception is configuration writes to the EMIF control registers. The CPU could proceed with a write to external memory space before the final EMIF control register write is complete. |
| Assembler Notification: | None |
| Workaround: | The last write in a sequence of writes to peripheral registers can be verified by polling the peripheral register to verify that it has been updated. |

**Advisory DL_2**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>Software modification of the MPNMC bit in status register 3 (ST3_55) is not pipeline-protected so changes to the device memory map may not become valid before the instructions that immediately follow the modification.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>Insert six NOPs after the MPNMC modification.</td>
</tr>
</tbody>
</table>

**Advisory DL_3**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>Setting the CLKOFF bit (CLKOFF = 1) in the ST3_55 register does not cause the CLKOUT output signal to be disabled.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>CLKOUT can be disabled by setting bit 15 (CLKOUT disable) in the External Bus Selection Register (0x6C00).</td>
</tr>
</tbody>
</table>
## Advisory DL_6

**Die ID Register Requires TCK (JTAG) Held High to be Read Correctly**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>Reading the Die ID register will give incorrect results if the TCK (JTAG) pin is not held high.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>Make sure the TCK pin is not held low during the Die ID Register read operation.</td>
</tr>
</tbody>
</table>

## Advisory DL_7

**RETI Instruction may Affect the XF State**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>The XF pin state is saved on the stack as a part of the ST1 context saving during interrupts servicing. If the XF pin state is changed inside the ISR, upon execution of the RETI, the XF bit will be restored to the value prior to entering the ISR. If XF state is not changed inside the ISR, then there is no issue.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>BIOS takes care of this problem with software workaround, which is transparent to the users. Non-BIOS users who are changing XF pin state in an ISR should also modify the ST1 value on the stack to maintain the correct XF pin state upon exiting the ISR.</td>
</tr>
</tbody>
</table>

## Advisory DL_9

**USB and DMA Do Not IDLE**

<table>
<thead>
<tr>
<th>Revision(s) Affected:</th>
<th>Revisions C, D, and F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Details:</td>
<td>USB and DMA transfer do not IDLE after going through the peripheral IDLE configuration as shown below:</td>
</tr>
<tr>
<td></td>
<td>1. Set USB idle (IDLEEN bit) in the USBIDLECTL register</td>
</tr>
<tr>
<td></td>
<td>2. Set the PERI bit in the ICR register</td>
</tr>
<tr>
<td></td>
<td>3. After the IDLE instruction, USB does not idle</td>
</tr>
<tr>
<td></td>
<td>4. Set the DMA IDLE in the ICR register</td>
</tr>
<tr>
<td></td>
<td>5. Set the PERI bit in the ICR register</td>
</tr>
<tr>
<td></td>
<td>6. After the IDLE instruction, DMA does not idle</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>None</td>
</tr>
</tbody>
</table>
### Advisory DL_10  
**First Word of Data on Consecutive DMA Transmissions Using McBSP is Lost**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** When executing multiple DMA transfers consecutively using the same DMA Transmit Channel and McBSP, an extra DMA TX request generated by the McBSP at the end of the first transfer will not be serviced by the DMA until the next DMA transfer is initiated by the McBSP. At the next DMA transfer, this DMA TX request will be serviced as soon as the DMA TX channel is enabled.  
This transmitted data will remain valid on the bus as long as the McBSP is disabled. However, once the McBSP is enabled, it sends out another DMA TX request, and the DMA transmits the second word. This results in the loss of the first word of data on consecutive DMA transmissions.

**Assembler Notification:** None  
**Workaround:** Only the systems where McBSP is turned off following each block of DMA transfer are affected. In such case, a dummy DMA transfer with the DMA synchronization event set to no sync event will flush out the pending TX request from the McBSP before programming the DMA to send the next block of data to the McBSP.

### Advisory DL_11  
**If Bit 2 of Idle Control Register is Not Set, Device Fails to Enter Maximum Idle State**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** The device is unable to enter maximum idle state if Bit 2 (Reserved) of the Idle Control Register is not set. [Maximum idle state is the state when all clock domains (CPU, peripheral, etc.) that are capable of being idled are idled.]  

**Assembler Notification:** None  
**Workaround:** Always set Bit 2 of the Idle Control Register to enter maximum idle state.

### Advisory DL_12  
**Rev ID Register Shows Incorrect Silicon Revision Number**

**Revision(s) Affected:** Revision F  
**Details:** Revision F silicon incorrectly identifies itself as silicon revision C or D. Also, the ROMID register has the same silicon revision as D.  

**Assembler Notification:** None  
**Workaround:** None
<table>
<thead>
<tr>
<th>Advisory DL_13</th>
<th>System Register (SYSR) Cannot be Read or Written</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision(s) Affected:</td>
<td>Revisions C, D, and F</td>
</tr>
<tr>
<td>Details:</td>
<td>The System Register (SYSR) cannot be read or written without JTAG clock. SYSR does not control CLOCKOUT divisor when a JTAG connection to the debugger is not present. Writes to this register without JTAG fail to divide down clock out.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Advisory DL_14</th>
<th>Glitch on External Bus Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision(s) Affected:</td>
<td>Revisions C, D, and F</td>
</tr>
<tr>
<td>Details:</td>
<td>Hardware glitch on control signals occurs while the external bus switches from EMIF (full or data) to EHPI (mux or non-mux).</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>None</td>
</tr>
</tbody>
</table>
Advisory DL_15

Heavy CPU Activity on USB Registers May Stall DMA Channels Servicing Other Peripherals

Revision(s) Affected: Revisions C, D, and F

Details: Heavy CPU activity on the USB registers may stall DMA channels servicing other peripherals (such as McBSPs or GPIOs). The CPU and the DMA share the same peripheral bus to access the USB and the McBSP registers. The CPU has the higher priority when there is a resource-sharing conflict between the CPU and the DMA. The USB module operates at 24 MHz and takes 6 to 10 cycles (of 24-MHz clock) to complete a CPU read or write request. For a DSP running at 144 MHz, this USB register access time amounts to 36 to 60 cycles of the CPU clock and the DMA channel is stalled for this period until the CPU read or write is complete.

During the USB module initialization, control data transfer, or interrupt servicing, the CPU may access multiple USB registers back-to-back, which can add up the peripheral bus stall time to the point where the DMA may start losing McBSP data. This limitation will not affect the performance of an application during the USB bulk, interrupt, or isochronous data transfer since all USB data endpoints are serviced by the dedicated DMA channels.

Assembler Notification: None

Workaround: Insert NOPs between two register accesses. The number of NOPs to insert depends on the CPU speed. For a DSP running at 144 MHz, one should insert 60 NOPs in between two back-to-back USB register accesses by the CPU.

The problem is fixed on TMS320VC5509A.
3.4 Bootloader Advisories

**Advisory BL_1**

*Boot Mode Selection Fails*

**Revision(s) Affected:** Revision C

**Details:** The bootloader program included in the on-chip ROM has a problem related to bootmode selection. This prevents the use of all bootmodes except HPI boot.

**Assembler Notification:** None

**Workaround:** This problem only affects customers creating stand-alone demos with the 5509 prototypes. Application code must be reloaded via the HPI or Code Composer Studio™ Integrated Development Environment (IDE) each time the system is powered up. This problem is corrected in Revision D and later of the silicon.

**Advisory BL_3**

*USB Bootloader Returns Incorrect DescriptorType Value When String Descriptors are Requested by the Host*

**Revision(s) Affected:** Revisions D and F

**Details:** When the host requests for the string descriptor, the USB bootloader returns 0x00 for DescriptorType value instead of 0x03.

**Assembler Notification:** None

**Workaround:** Ignore the DescriptorType returned by the DSP. String Descriptor is not necessary for successfully bootloading the device through the USB.

---

Code Composer Studio is a trademark of Texas Instruments.
3.5 Direct Memory Access (DMA) Advisories

Advisory DMA_1

<table>
<thead>
<tr>
<th>Early Sync Event Stops Block Transfer</th>
</tr>
</thead>
</table>

Revision(s) Affected: Revisions C, D, and F
Details: When a DMA block transfer is initiated by a sync event, if the same sync event occurs before the last element of the block transfer has been completed, an event drop occurs and the channel becomes disabled.
Assembler Notification: None
Workaround: Ensure that the duration between the sync events is long enough to allow the block transfer to complete. The DMA end-of-block interrupt can be used as an indicator.

Advisory DMA_2

<table>
<thead>
<tr>
<th>DMA Does Not Support Burst Transfers From EMIF to EMIF</th>
</tr>
</thead>
</table>

Revision(s) Affected: Revisions C, D, and F
Details: The DMA controller does not support burst mode transfers with the EMIF as both the source and the destination port.
Assembler Notification: None
Workaround: Do not use burst mode for EMIF-to-EMIF transfers.

Advisory DMA_3

<table>
<thead>
<tr>
<th>SYNC Bit Not Held Active for the Entire DMA Transfer</th>
</tr>
</thead>
</table>

Revision(s) Affected: Revisions C, D, and F
Details: SYNC (synchronization status) bit in the CSR is not held active for the entire duration of the DMA transfer. The bit is only active for the length of the internal DMA request. This prevents polling this bit to determine if a channel is busy.
Assembler Notification: None
Workaround: None
Advisory DMA_4

**DMA Half-Frame Interrupt Occurs at Element (N/2+1) Instead of (N/2)**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** If data packing is disabled, the DMA half-frame interrupt occurs at element (N/2+1) instead of N/2. If data packing is enabled, the half-frame interrupt occurs at ≥ N/2.

**Assembler Notification:** None

**Workaround:** None

Advisory DMA_5

**DMA Peripheral Does Not Idle When DMAI Bit Field is Set in IDLEC Configuration Register**

**Revision(s) Affected:** Revisions C, D, and F

**Details:** The DMA peripheral does not idle after setting the DMAI bit field and the PERI bit field in the Idle Configuration Register and then executing the IDLE instruction. However, idling the clock domain will idle the DMA as well.

**Assembler Notification:** None

**Workaround:** None
3.6 External Memory Interface (EMIF) Advisories

**Advisory EMIF_3**  
*Asynchronous Interface May Fail When HOLD = 0 and ARDY Input is Used*

Revision(s) Affected: Revisions C, D, and F  
Details: When performing asynchronous memory transfers using ARDY to insert wait-states and with the READ_HOLD and/or WRITE_HOLD values programmed to 0, subsequent cycles may be processed too early causing cycles to fail. This will be corrected in a future revision.  
Assembler Notification: None  
Workaround: When using the ARDY input with asynchronous memory, program the READ_HOLD and WRITE_HOLD bits of the corresponding CE Space Control Register to 1, 2, or 3.

**Advisory EMIF_7**  
*Setup Period Can be Reduced by One Cycle Under Certain Conditions*

Revision(s) Affected: Revisions C, D, and F  
Details: During the second and subsequent back-to-back accesses, if the HOLD bit field is set to 0 and the STROBE bit field is less than or equal to 3 in the CE Space Control Register, then the setup period is reduced by 1 clock cycle. This does not apply to the first of several back-to-back accesses nor to isolated accesses.  
Assembler Notification: None  
Workaround: None

**Advisory EMIF_8**  
*ARDY Pin Requires Strong Pullup Resistor*

Revision(s) Affected: Revisions C, D, and F  
Details: When the parallel bus is used to access external memory, a strong pullup resistor is required for the ARDY pin for the asynchronous memory interface.  
Assembler Notification: None  
Workaround: Pull up ARDY with a 2.2-kΩ resistor.
**Advisory EMIF_9**  
*External Memory Write After Read Reversal*

**Revision(s) Affected:**  
Revisions C, D, and F

**Details:**  
If an external memory write is followed immediately by an external memory read, the external memory read will occur first, followed by the write. See the example below.

**Example:**

```assembly
MOV #1770h, *(100001h) ; External Memory Write
MOV *(#100000h), AR1 ; External Memory Read
```

**Assembler Notification:**  
None

**Workaround:**  
Insert two NOPs between the memory write/read pair.

**Example:**

```assembly
MOV #1770h, *(100001h) ; External Memory Write
NOP
NOP
MOV *(#100000h), AR1 ; External Memory Read
```

---

**Advisory EMIF_10**  
*Block Write Immediately Following a Block Read May Cause Data Corruption*

**Revision(s) Affected:**  
Revisions C, D, and F

**Details:**  
When performing a block write immediately following a block read, data may get corrupted. See the example below.

**Example:**

```assembly
Write 0x55 to addr1
Write 0xAA to addr2
Read addr1
Read addr2
```

When executed, the above code will follow this order:

```assembly
Write 0x55 to addr1
Read addr1
Write 0xAA to addr2
Read addr2
```

**Assembler Notification:**  
None

**Workaround:**  
Insert two NOPs between write and read. Since reads occur before writes in the pipeline, the read must be delayed after the write so that the read does not occur before the write.
# EMIF Asynchronous Access Hold = 0 is Not Valid for Strobe > 3

**Advisory EMIF_11**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** For asynchronous EMIF accesses, a hold time of 0 is not valid for strobe lengths greater than 3 cycles if the ARDY_OFF bit is not set. If the above configuration is used but the ARDY_OFF bit is clear, then the EMIF automatically gives a hold time of 1 cycle.  
**Assembler Notification:** None  
**Workaround:** None

# 8-Bit Asynchronous Mode on 5509 EMIF Not Supported

**Advisory EMIF_12**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** Access to external memory configured as 8-bit asynchronous memory will no longer be supported.  
**Assembler Notification:** None  
**Workaround:** None
After Changing CE Control Registers and Disabling SDRAM Clock in Divide-by-8 and Divide-by-16 Modes, Asynchronous Access Followed by SDRAM Access Will Not Supply a Ready Signal to CPU

Advisory EMIF_13

Revision(s) Affected: Revisions C, D, and F

Details: If the SDRAM clock (EMIF.CLKMEM) is set to divide-by-8 and divide-by-16 of the CPU clock and if the user disables the SDRAM clock before accessing asynchronous memory, the EMIF will fail to supply the ready signal to the CPU under the following two conditions:

- Case 1:
  SDRAM access
  Switch off the SDRAM clock
  Change CE Space Control Register to Asynchronous Mode
  Perform an asynchronous access to the same CE space

- Case 2:
  SDRAM access
  Switch off the SDRAM clock
  Change CE Space Control Register to Asynchronous Mode
  Perform an asynchronous access to a different CE space

This failure of the ready signal will make the CPU wait indefinitely.

Assembler Notification: None

Workaround: Switch the SDRAM clock to divide-by-1 before programming the CE Space Control Register to asynchronous memory.
3.7 Enhanced Host Port Interface (EHPI) Advisories

**Advisory EHPI_2**

*Falling Edge of HRDY is Delayed Several CPU Clock Cycles*

**Revision(s) Affected:** Revisions C, D, and F

**Details:** The falling edge of HRDY may be delayed for several CPU clock cycles after the rising edge of the internal strobe (exclusive NOR of HDS1 and HDS2) which ends a cycle. This means that for several CPU clock cycles, a host could sample HRDY as being high, even though there is internal activity occurring due to the previous EHPI cycle. In multiplexed mode, this applies to reads with auto-increment and writes with or without auto-increment. In non-multiplexed mode, this applies to writes.

**Assembler Notification:** None

**Workaround:** Ensure that the host does not sample HRDY to initiate a new cycle until at least four CPU cycles after the rising edge of the internal strobe (exclusive NOR of HDS1 and HDS2).

**Advisory EHPI_3**

*DSPINT Interrupt Missed by the CPU*

**Revision(s) Affected:** Revision C

**Details:** Host to DSP interrupts caused by writing 1 to the DSPINT bit in the HPIC register are sometimes missed by the CPU. Subsequent host to DSP interrupts may also be missed once this condition has occurred. This will be corrected in a future silicon revision.

**Assembler Notification:** None

**Workaround:** Implement a handshake between the DSP and the host so that the DSP must acknowledge that each interrupt has been received. If there is no acknowledgement, the host must then assume that the interrupt was not received. This can be done by designating a memory location to be written by the DSP and read by the host after each interrupt.

If an interrupt is missed by the CPU, the host must first write a 0 to the DSPINT bit in the HPIC register before writing a 1 to DSPINT to resend the interrupt. This will reinitialize the DSPINT state machine in the EHPI peripheral.
Advisory EHPI_4

EHPI Selection in Bus Selection Register Prevents the Device From Entering IDLE3

Revision(s) Affected: Revisions C and D

Details: When the Bus Selection Register has the parallel bus bit field with EHPI mode selected, the 5509 will not enter maximum idle state.

Assembler Notification: None

Workaround: Set the HOST Mode IDLE Bit in the Bus Selection Register to allow the 5509 to enter maximum idle condition.
3.8 Real-Time Clock (RTC) Advisories

**Advisory RTC_1**

**RTC Fails to Oscillate External Crystal**

 Revision(s) Affected: Revision C  
 Details: The real-time clock fails to oscillate the external crystal.  
 Assembler Notification: None  
 Workaround: Connect RTCX2 to an external 32-kHz oscillator. The input voltage to RTCX2 needs to be between 0 V and 1 V. When driving with a higher voltage, RTCX1 and RTCX2 may be shorted together and a series resistor (~500 kΩ) from the combined RTCX1 and RTCX2 signal to a higher voltage driver may be used. This connection will limit the voltage going into the RTC module. This problem is fixed on Revision D and later of the silicon.

**Advisory RTC_2**

**RTC Does Not Generate an Alarm Every Second**

 Revision(s) Affected: Revisions C, D, and F  
 Details: The Real Time Clock cannot generate an alarm every second.  
 Assembler Notification: None  
 Workaround: If a periodic alarm is required to be generated faster than every minute, then use the periodic interrupt. The periodic interrupt can generate an interrupt once every minute to 122 μs.

**Advisory RTC_3**

**RTC Interrupts are Perceived by the User as Happening One Second Before**

 Revision(s) Affected: Revisions C, D, and F  
 Details: When the user reads the Real Time Clock time register, these registers are read one second after the RTC’s internal timer counter register. The RTC interrupts are triggered by the internal counter register, thus it seems to the user that the interrupt was triggered one second earlier. For example, an alarm set to every minute alarm generates an interrupt at xx:xx:59 instead of xx:xx:00.  
 Assembler Notification: None  
 Workaround: Take into account the one second difference when using the alarm interrupt.
Advisory RTC_4  

**Any Year Ending in 00 Will Appear as a Leap Year**

**Revision(s) Affected:** Revisions C, D, and F  

**Details:** Since the year can be varied from 00–99 only, any year ending with 00 will always appear as a Leap Year, which is not always the case. For example, 2100 ends in 00 and is not a Leap Year.

**Assembler Notification:** None  

**Workaround:** None

---

Advisory RTC_5  

**Midnight and Noon Transitions Do Not Function Correctly in 12h Mode**

**Revision(s) Affected:** Revisions C, D, and F  

**Details:** The normal transition from Midnight and Noon should be the following:

- 11:59am → 12:00pm → 12:59pm → 1:00pm
- 11:59pm → 12:00am → 12:59am → 1:00am

However, if the RTC is used in the 12h time format, the transitions around Noon and Midnight are as below:

- 11:59am → 12:00am → 12:59am → 1:00pm
- 11:59pm → 12:00pm → 12:59pm → 1:00am

**Assembler Notification:** None  

**Workaround:** The problem can be worked around using the 24h mode.
### Advisory USB_1: USB I/O Does Not Power Down When the Clock Domain is Idled

**Revision(s) Affected:** Revision C  
**Details:** Idling the clock domain to achieve lowest power operation will not idle the USB I/O cells. This leads to approximately 1-mA power consumption on the USB I/O supply.  
**Assembler Notification:** None  
**Workaround:** None

### Advisory USB_2: CPU Might Miss Back-to-Back USB Interrupts When CPU Speed is Less Than or Equal to 24 MHz

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** When the CPU operates with a clock less than or equal to half the USB module clock, back-to-back USB interrupts might be missed by the CPU. Back-to-back interrupts occur when multiple endpoints are active simultaneously or when SOF or SETUP events occur with one endpoint. The USB module needs to operate at 48 MHz, so the CPU needs to operate at a clock speed greater than 24 MHz.  
**Assembler Notification:** None  
**Workaround:** Recommended CPU operating frequency is 48 MHz or higher if the USB module is running.
Advisory USB_3

Supply Ripple Can Affect USB Communication

Revision(s) Affected: Revisions C, D, and F
Details: The digital phase-lock loop (PLL) used by the USB to generate 48-MHz clock is affected by CVDD core supply ripple. Severe supply ripple will affect the USB clock enough to cause intermittent CRC and handshake errors during USB communication.
Assembler Notification: None
Workaround(s):
1. A 10-\(\mu\)F capacitor, located within a centimeter of 5509, connected between CVDD supply pin is sufficient:
   - PGE Package – CVDD pin 95 and VSS pin 100
   - GHH Package – CVDD pin G11 and VSS pin F11
2. A 48-MHz clock source can be used. This clock source will be jitterless, however, it cannot be disabled during standby modes.

Advisory USB_4

Bus Keeper Disable Bit in Bus Selection Register Disables USB I/O Cells and All Internal Pullup and Pulldown Resistors

Revision(s) Affected: Revisions C, D, and F
Details: The Bus Keeper Disable bit (Bit 12) of the External Bus Selection Register (I/O address 0x6C00) disables the USB I/O cells and all internal pullup and pulldown resistors. Hence, when the bus keepers are disabled, the USB module cannot transfer data.
Assembler Notification: None
Workaround: None

Advisory USB_5

USB Input Cell Does Not Power Down When USB is Placed in IDLE

Revision(s) Affected: Revisions C, D, and F
Details: USB input cells are always powered unless the oscillator is disabled.
Assembler Notification: None
Workaround: None
<table>
<thead>
<tr>
<th>Advisory USB_6</th>
<th><strong>CPU Read/Write to USB Module may Return Incorrect Result if the USB Clock is Running Slower Than Recommended Speed (48 MHz)</strong></th>
</tr>
</thead>
</table>

**Revision(s) Affected:** Revisions C, D, and F  

**Details:** If the CPU speed is x12 or higher than the USB module clock speed, then the USB RAM and register read/write will return incorrect result. This is not an issue during normal USB operation where the USB module clock is 48 MHz. But at power up, the USB DPLL is in bypass div2 mode; hence, the USB module clock is CLKIN/2. As most of the applications program the DSP PLL first and then all other modules (including USB), this can be problem if the (CPU clock):(USB module clock) ratio > 12:1.  

**Assembler Notification:** None  

**Workaround:** Program the USB PLL first to speed up the USB module clock to 48 MHz before programming the DSP PLL.
3.10 Watchdog Timer Advisories

<table>
<thead>
<tr>
<th>Advisory WT_1</th>
<th>Watchdog Timer Fails to Reset the Device Upon Timer Expiration if CPU is Running Faster Than Input Clock (PLL Multiplier &gt; 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision(s) Affected:</td>
<td>Revision C</td>
</tr>
<tr>
<td>Details:</td>
<td>The Watchdog Timer does not provide enough cycles to reset the PLL if the CPU is running at speeds faster than the input clock (PLL Multiplier &gt; 1). This problem is fixed in Revision D and later of the silicon.</td>
</tr>
<tr>
<td>Assembler Notification:</td>
<td>None</td>
</tr>
<tr>
<td>Workaround:</td>
<td>None</td>
</tr>
</tbody>
</table>
3.11 Inter-Integrated Circuit (I²C) Advisories

**Advisory I²C_1**  
**I²C 10-Bit Addressing Access Fails to Generate the Correct Clock**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** When using the I²C for 10-bit Master/Slave access, the last two clock pulses of the SCL are compressed to the point where the SCL signal does not have enough rise time to cross the high threshold. This causes corruption in the last two address bits.  
**Assembler Notification:** None  
**Workaround:** Use I²C 7-bit addressing mode.

**Advisory I²C_2**  
**NACK Sets the BUSYBit, Even if the Bus is not Busy**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** A NACK signal will set the BUSY bit when the bus is not busy.  
**Assembler Notification:** None  
**Workaround:** To check for an actual bus-busy after a NACK, write 1 to the BUSY to force an update of the bit. If the BUSY bit clears, the bus is not busy. If the BUSY bit remains at 1, then the bus is really busy.

**Advisory I²C_3**  
**ARDY Interrupt is not Generated Properly in Non-Repeat Mode if STOP Bit is Set**

**Revision(s) Affected:** Revisions C, D, and F  
**Details:** In non-repeat mode, if the STP bit of ICMR is set, the master sends the STOP condition and does not assert ARDY interrupt after sending data. If the STP bit is set, the I²C sends the STOP condition and clears the ARDY bit.  
**Assembler Notification:** None  
**Workaround:** If the ARDY interrupt is desired after sending data, start the data transfer without setting the STP bit. If the STOP bit is not set beforehand, the master will not send the STOP condition and asserts the ARDY interrupt after sending the data. Set the STP bit when the last ARDY interrupt arrives (all data sent out).
Advisory I2C_4

I²C START or STOP Condition Empties Unread Slave DXR

Revision(s) Affected: Revisions C, D, and F

Details: Data in the DXR is lost when START and STOP conditions occur on the bus prior to reading the DXR.

Example:

A slave DSP has a 10-byte message that it needs to deliver to a master DSP. These bytes are labelled 0–9 from the beginning to the end:

Slave buffer: “0 1 2 3 4 5 6 7 8 9” (“0” loaded into DXR for transfer)
Slave DXR: 0
Master reads: –
Master buffer: –

Assume the master sees this data as two 3-byte packets and then a 4-byte block. The master DSP might create a START condition and then read in 3 bytes first:

Slave buffer: “0 1 2 3” 4 5 6 7 8 9 (“3” loaded into DXR for transfer)
Slave DXR: 3
Master reads: 0 1 2
Master buffer: 0 1 2

The master code might be structured to go and do some processing on those first 3 bytes before doing anything else, so it creates a STOP condition:

Slave buffer: “0 1 2 3” 4 5 6 7 8 9 (“3” was loaded into DXR for transfer)
Slave DXR: – (Data cleared)
Master reads: –
Master buffer: 0 1 2

Then the DXR is loaded with the next value in the buffer:

Slave buffer: “0 1 2 3 4” 5 6 7 8 9 (“4” now loaded into DXR for transfer)
Slave DXR: 4
Master reads: –
Master buffer: 0 1 2

The master issues another START condition and reads the next 3 bytes:

Slave buffer: “0 1 2 3 4 5 6 7” 8 9 (“7” loaded into DXR for transfer)
Slave DXR: 7
Master reads: 4 5 6
Master buffer: 0 1 2 4 5 6

If the master DSP issues a STOP condition now, the slave DSP will lose the 7 and ready the next byte for transfer:

Slave buffer: “0 1 2 3 4 5 6 7 8” 9 (“8” now loaded into DXR for transfer)
Slave DXR: 8
Master reads: –
Master buffer: 0 1 2 4 5 6
I2C START or STOP Condition Empties Unread Slave DXR (Continued)

When the master tries to read the remaining 4 bytes, it will get garbage:
Slave buffer: “0 1 2 3 4 5 6 7 8 9” (buffer spent)
Slave DXR: Z (some invalid data)
Master reads: 8 9 X Y (X and Y are invalid data)
Master buffer: 0 1 2 4 5 6 8 9 X Y

Assembler Notification: None
Workaround: None

Advisory I2C_5

Repeated Start Mode Does Not Work

Revision(s) Affected: Revisions C, D, and F
Details: Repeated Start Mode does not work on the I2C peripheral.
Assembler Notification: None
Workaround: None

Advisory I2C_6

Bus Busy Bit Does Not Reflect the State of the I2C Bus When the I2C is in Reset

Revision(s) Affected: Revisions C, D, and F
Details: The Bus Busy bit (BB) indicates the status of the I2C bus. The Bus Busy bit is set to ‘0’ when the bus is free and set to ‘1’ when the bus is busy. The I2C peripheral cannot detect the state of the I2C bus when it is in reset (IRS bit is set to ‘0’); therefore, the Bus Busy bit will keep the state it was at when the peripheral was placed in reset. The Bus Busy bit will stay in that state until the I2C peripheral is taken out of reset (IRS bit set to ‘1’) and a START condition is detected on the I2C bus. When the device is powered up, the Bus Busy bit will stay stuck at the default value of ‘0’ until the IRS bit is set to ‘1’ and the I2C peripheral detects a START condition.

Systems using a multi-master configuration can be affected by this issue.

Assembler Notification: None
Workaround: Wait a certain period after taking the I2C peripheral out of reset (setting the IRS bit to ‘1’) before starting the first data transfer. The period should be set equal to or larger than the total time it takes for the longest data transfer in the application. By waiting this amount of time, it can be ensured that any previous transfers finished. After this point, BB will correctly reflect the state of the I2C bus.
Advisory I2C_7  I2C Slave DRR Overwritten by New Data

Revision(s) Affected: Revisions C, D, and F
Details: Instead of sending a NACK to the I2C master when the slave DRR register is full, the data in the DRR is overwritten without setting any error flags. This means that the slave must always read the DRR before new data can arrive or the data will be lost.
Assembler Notification: None
Workaround: None

Advisory I2C_8  DMA Receive Synchronization Pulse Gets Generated Falsely

Revision(s) Affected: Revisions C, D, and F
Details: When receiving an I2C data stream in master mode (i.e., a read is performed), and the DMA is started, a DMA synchronization event is triggered upon enabling the DMA channel if a byte is present in the DRR (even if it has already been read). This leads to the first byte read being a duplicate of the previous byte that was already read from the DRR.
Assembler Notification: None
Workaround: Set DMA transfers from DRR to read one more byte than necessary and discard the first byte.
3.12 Multichannel Buffered Serial Port (McBSP) Advisories

Advisory MCBSP_1

McBSP May Not Generate a Receive Event to DMA When Data Gets Copied From RSR to DRR

Revision(s) Affected: Revisions C, D, and F

Details: When there is heavy peripheral activity, and the DRR is read, a new receive interrupt might not be generated to the DMA when data in the RSR is copied to the DRR. When this condition occurs, the McBSP overwrites the DRR before the DMA had an opportunity to read its value. This problem arises when the DRR read occurs at the “exact moment” the REVT needs to be generated. The DRR servicing gets delayed if there are other heavy DMA channels or CPU activities on the peripheral bus.

Assembler Notification: None

Workaround: Optimize the peripheral bus access by the CPU and the DMA by carefully scheduling the DMA and CPU activities so the DMA channel servicing the DRR is not stalled to the point where new data is about to move in the DRR.
3.13 Hardware Accelerator Advisories

Advisory HWA_1

Revision(s) Affected: Revisions C, D, and F

Details: The pixel interpolation computation is wrong by one pixel unit in “Decoder” mode, when “Rounding Mode” is set to zero and when half-pixel interpolation is performed in the middle of four full-resolution pixels (i.e., in the middle of two rows of pixels).

In “Decoder” mode, the Pixel Interpolator data path is configured to deliver two interpolated pixels per cycle. Each section of the data path implements the computations shown below, normalized according to video decoding standards:

\[
\begin{align*}
U &= \frac{A + B + \text{Rnd}}{2} \\
M &= \frac{A + B + C + D + 1 + \text{Rnd}}{4} \\
R &= \frac{B + D + \text{Rnd}}{2}
\end{align*}
\]

U and R results are interpolated from lines and columns, respectively. M is computed from two following full-resolution pixels lines. Two U, R, or M results are computed during each cycle by the data path, according to the instruction being executed by the accelerator for the M results set (the results are denoted as M0 and M1). When “Rounding Mode” (Rnd in the above picture) is set to 1, the faulty data path section is implemented, \(M0 = \frac{(A+B+C+D+2)}{4}\), which is the correct result; but when “Rounding Mode” is set to 0, the data path section implements \(M0=\frac{(A+B+C+D)}{4}\). This is not correct and generates a bit exactness issue. The M1 result is always correct, regardless of the “Rounding Mode” state.

Assembler Notification: None

Workaround: Do not use the PI data path in the “Decoder” software when computing M type points and when software-rounding is needed. Instead, use a routine consisting of regular C55x instruction combinations. This routine must be called from the point where the one using PI HWA instructions is and should take the same parameters and data organization. Hence, the new routine should perform following steps:

- Unpack the pixels in the CPU
- Diagonal interpolation
Pixel Interpolation Hardware Accelerator (Continued)

The routine below describes the M points computation (diagonal interpolation) for a full block:

Presetting:

- **DR1** is set with the block size (8 or 16 pixels)
- **AR2** is pointing to the first element in the block

Code example:

```
Begin:

DR2 = DR1 + #2 ; DR2 = blk_size+2
AR4 = AR2 ; AR4 -> block[0][0]
AR5 = AR2
DR3 = DR1 - #1 ; DR3 = block_size - 1
BRC0 = DR3 ; BRC0 = block_size - 1
AR5 = AR5 + DR2 ; AR5 -> block[1][0]
DR0 = #2 ; DR0 = 2
AC3 = DR0 - @rounding_control ; AC3 = 2-rounding_control
|| DR1 = DR1 >> #1 ; DR1 = block_size/2
@rnd_temp = AC3 ; rnd_temp = 2-rounding_control
|| DR1 = DR1 - #1 ; DR1 = block_size/2 - 1
BRC1 = DR1 ; BRC1 = block_size/2 - 1
XAR3 = XDP
AR3 = AR3 + #rnd_temp ; AR3 -> rnd_temp

|| localrepeat { ; repeat blk_size times
AC0 = (*AR4+ << #16) + (*AR5+ << #16) ; AC0 = b[i][j]+b[i+1][j]
AC0 = AC0 + (*AR3 << #16) ; AC0 = AC0 + rnd

|| localrepeat {
AC1 = (*AR4- << #16) + (*AR5+ << #16) ; AC0 = b[i][j+1]+b[i+1][j+1]
AC0 = AC0 + AC1 ; AC0 = sum(b[i][j]) + rnd

* (AR4+DR0) = HI(AC0 << #(-2)) ; b[i][j] = (sum(b[i][j]) + rnd) / 4
|| AC1 = AC1 + (*AR3 << #16) ; AC1 = AC1 + rnd

AC0 = (*AR4- << #16) + (*AR5+ << #16) ; AC0 = b[i][j+2]+b[i+1][j+2]
AC1 = AC1 + AC0 ; AC1 = sum(b[i][j]) + rnd
* (AR4+DR0) = HI(AC1 << #(-2)) ; b[i][j+1] = (sum(b[i][j]) + rnd) / 4
|| AC0 = AC0 + (*AR3 << #16) ; AC0 = AC0 + rnd
}
mar (*AR4+) || mar (*AR5+)
```

<table>
<thead>
<tr>
<th>Pixel Interpolation Hardware Accelerator (Continued)</th>
</tr>
</thead>
<tbody>
<tr>
<td>The routine below describes the M points computation (diagonal interpolation) for a full block:</td>
</tr>
<tr>
<td>Presetting:</td>
</tr>
<tr>
<td>- DR1 is set with the block size (8 or 16 pixels)</td>
</tr>
<tr>
<td>- AR2 is pointing to the first element in the block</td>
</tr>
<tr>
<td>Code example:</td>
</tr>
<tr>
<td>Begin:</td>
</tr>
<tr>
<td>DR2 = DR1 + #2 ; DR2 = blk_size+2</td>
</tr>
<tr>
<td>AR4 = AR2 ; AR4 -&gt; block[0][0]</td>
</tr>
<tr>
<td>AR5 = AR2</td>
</tr>
<tr>
<td>DR3 = DR1 - #1 ; DR3 = block_size - 1</td>
</tr>
<tr>
<td>BRC0 = DR3 ; BRC0 = block_size - 1</td>
</tr>
<tr>
<td>AR5 = AR5 + DR2 ; AR5 -&gt; block[1][0]</td>
</tr>
<tr>
<td>DR0 = #2 ; DR0 = 2</td>
</tr>
<tr>
<td>AC3 = DR0 - @rounding_control ; AC3 = 2-rounding_control</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>@rnd_temp = AC3 ; rnd_temp = 2-rounding_control</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>BRC1 = DR1 ; BRC1 = block_size/2 - 1</td>
</tr>
<tr>
<td>XAR3 = XDP</td>
</tr>
<tr>
<td>AR3 = AR3 + #rnd_temp ; AR3 -&gt; rnd_temp</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>AC0 = (*AR4+ &lt;&lt; #16) + (*AR5+ &lt;&lt; #16) ; AC0 = b[i][j]+b[i+1][j]</td>
</tr>
<tr>
<td>AC0 = AC0 + (*AR3 &lt;&lt; #16) ; AC0 = AC0 + rnd</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>AC1 = (*AR4- &lt;&lt; #16) + (*AR5+ &lt;&lt; #16) ; AC0 = b[i][j+1]+b[i+1][j+1]</td>
</tr>
<tr>
<td>AC0 = AC0 + AC1 ; AC0 = sum(b[i][j]) + rnd</td>
</tr>
<tr>
<td>* (AR4+DR0) = HI(AC0 &lt;&lt; #(-2)) ; b[i][j] = (sum(b[i][j]) + rnd) / 4</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>AC0 = (*AR4- &lt;&lt; #16) + (*AR5+ &lt;&lt; #16) ; AC0 = b[i][j+2]+b[i+1][j+2]</td>
</tr>
<tr>
<td>AC1 = AC1 + AC0 ; AC1 = sum(b[i][j]) + rnd</td>
</tr>
<tr>
<td>* (AR4+DR0) = HI(AC1 &lt;&lt; #(-2)) ; b[i][j+1] = (sum(b[i][j]) + rnd) / 4</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
| }
| mar (*AR4+) || mar (*AR5+) |
3.14 Power Management Advisories

<table>
<thead>
<tr>
<th>Advisory PM_1</th>
<th>Repeated Interrupts During CPU Idle</th>
</tr>
</thead>
</table>

**Revision(s) Affected:** Revisions C, D, and F

**Details:**
Any external interrupt staying low for an extended period should generate only one interrupt. The interrupt signal should normally be required to go high, then low again before additional interrupts would be generated. However, on the 5509, if the external interrupt stays low while the CPU domain enters the idle state, the associated interrupt flag is set again. This causes the CPU to exit the idle state, and if the associated interrupt enable bit is set, the interrupt service routine will also be executed.

In case of CPU in idle and the external interrupt is driven low to wake up the CPU, repeated interrupt will be generated until the external interrupt signal driven high after the CPU wakes up.

When the CPU is not in idle, the interrupt responds as expected (only a single interrupt is generated).

**Assembler Notification:** None

**Workaround:** Limit the low pulse durations of external interrupts so that they are not still asserted when the CPU goes into idle or when waking up the CPU from idle.
4 Documentation Support

For device-specific data sheets and related documentation, visit the TI web site at: http://www.ti.com.

For further information regarding the TMS320VC5509, please see the latest versions of:

- TMS320C55x DSP CPU Reference Guide (literature number SPRU371)
- TMS320C55x DSP Mnemonic Instruction Set Reference Guide (literature number SPRU374)
- TMS320C55x DSP Algebraic Instruction Set Reference Guide (literature number SPRU375)
- TMS320C55x DSP Peripherals Overview Reference Guide (literature number SPRU317)
- TMS320VC5509 Fixed-Point Digital Signal Processor data manual (literature number SPRST63)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated