SN54ACT16245, 74ACT16245 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

SN54ACT16245 . . . WD PACKAGE **Members of the Texas Instruments** 74ACT16245 ... DGG OR DL PACKAGE Widebus[™] Family (TOP VIEW) Inputs Are TTL-Voltage Compatible **3-State Outputs Drive Bus Lines Directly** 48 1 1 G 1DIR Flow-Through Architecture Optimizes PCB 1B1 🛛 2 47 1A1 Layout 1B2 🛛 3 46 1A2 Distributed V_{CC} and GND Configuration to GND 🛛 4 45 GND Minimize High-Speed Switching Noise 1B3 🛛 5 44 🛛 1A3 43 1A4 1B4 🛛 6 **EPIC[™]** (Enhanced-Performance Implanted V_{CC} 7 42 Vcc CMOS) 1-µm Process 1B5 🛛 8 41 1A5 500-mA Typical Latch-Up Immunity at 40 1A6 1B6 🛛 9 125°C GND 🛛 10 39 GND • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) D Packages Using 25-mil Center-to-Center **Pin Spacings** description The SN54ACT16245 and 74ACT16245 are 16-bit bus transceivers organized as dual-octal D

noninverting 3-state transceivers and designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

1B7 🛛	11	38 1 A7
1B8 [12	37 1 A8
2B1 🛛	13	36 2A1
2B2 🛛	14	35 2A2
GND [15	34] GND
2B3 [16	³³ 2A3
2B4 [17	32 2A4
v _{cc} [18	³¹ V _{CC}
2B5 [19	³¹ V _{CC} ³⁰ 2A5
2B6 🛛	20	²⁹ 2A6
GND	21	28 GNE
2B7 🛛	22	²⁷ 2A7
2B8 🛛	23	²⁶ 2A8
2DIR [24	²⁵ 2 <u>G</u>

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The enable (\overline{G}) input can be used to disable the devices so that the buses are effectively isolated.

The SN54ACT16245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16245 is characterized for operation from –40°C to 85°C.

	TONOTION MEEE										
-	ONTROL NPUTS	OPERATION									
G	DIR										
L	L	B data to A bus									
L	Н	A data to B bus									
Н	Х	Isolation									

ELINCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

SN54ACT16245, 74ACT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCAS097B - DECEMBER 1989 - REVISED APRIL 1996


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





To Seven Other Transceivers



SN54ACT16245, 74ACT16245 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		SN54AC	SN54ACT16245		16245	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 kΩ or greater to keep them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage power supply.



SN54ACT16245, 74ACT16245 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	λ = 25°C	;	SN54AC	Г16245	74ACT	16245	UNIT			
P/	ARAMEIER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX				
		Lou 50 A	4.5 V	4.4			4.4		4.4					
I _{OH} = -50 μA		5.5 V	5.4			5.4		5.4		1				
Vari		1011 - 24 mA	4.5 V	3.94			3.94		3.8		V			
V _{OH} I _{OH} = -24 mA		OH = -24 mA	5.5 V	4.94			4.94		4.8		v			
$I_{OH} = -50 \text{ mA}^{\dagger}$			5.5 V				3.85							
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85					
		let - 50 vA	4.5 V			0.1		0.1		0.1				
	I _{OL} = 50 μA		5.5 V			0.1		0.1		0.1	v			
		1a: 04 mA	4.5 V			0.36		0.5		0.44				
VOL		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	v			
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65						
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65				
Ιį	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA			
IOZ	A or B ports [‡]	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±10		±5	μA			
ICC	-	$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0$	5.5 V			8		160		80	μA			
∆ICC§		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA			
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5						pF			
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		16						pF			

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current I_I.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

DADAMETED	PARAMETER FROM		Т	₄ = 25°C	;	SN54AC	Г16245	74ACT	16245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	3.2	6.9	9.3	3.2	11.5	3.2	10.5	200
^t PHL	AUID	BUIA	2.6	6.4	9.2	2.6	11.1	2.6	10.2	ns
^t PZH	G	B or A	2.7	6.4	9.1	2.7	10.9	2.7	10	-
^t PZL	G	BUIA	3.4	7.4	10.5	3.4	12.6	3.4	11.6	ns
^t PHZ	G	B or A	5.8	9.2	11.6	5.8	13.4	5.8	12.6	
^t PLZ	G	BUIA	5.5	8.5	10.8	5.5	12.7	5.5	11.8	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
	Outputs enabled	$C_{1} = 50 \text{ pE}$	f = 1 MHz	52	рЕ	
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	C _L = 50 pF,		10	рг





PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9202301MXA	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9202301MX A SNJ54ACT16245W D	Samples
74ACT16245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16245	Samples
74ACT16245DL	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	ACT16245	
74ACT16245DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16245	Samples
74ACT16245DLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16245	Samples
SNJ54ACT16245WD	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type		5962-9202301MX A SNJ54ACT16245W D	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
74ACT16245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
74ACT16245DLR	SSOP	DL	48	1000	367.0	367.0	55.0

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated