SCAS163A - JUNE 1990 - REVISED APRIL 1996

- Members of the Texas Instruments
   Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes
   PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The 'ACT16827 are noninverting 20-bit buffers composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The 74ACT16827 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

54ACT16827 . . . WD PACKAGE 74ACT16827 . . . DL PACKAGE (TOP VIEW)

ſ				ı	
þ	1	$\cup$	56	þ	10E2
	2		55	þ	1A1
$\mathbb{Q}$	3		54	þ	1A2
q	4		53		GND
$\Box$	5		52		1A3
D	6		51	þ	A14
D	7		50	þ	$V_{CC}$
	8		49	þ	1A5
D	9		48	þ	1A6
q	10		47	þ	1A7
q	11		46	þ	GND
q	12		45	P	1A8
q	13		44	P	1A9
q	14		43	P	1A10
$\mathbb{Q}$	15		42		2A1
9	16		41	0	2A2
q	17		40	0	2A3
9	18		39	0	GND
Ц	19		38	0	2A4
$\Box$	20		37	0	2A5
Ц	21		36		2A6
9	22		35	0	$V_{CC}$
9	23		34	0	2A7
Ц			33	Į	2A8
Ц	25		32	Į	GND
Ц	26		31	Ų	2A9
Ц	27		30	ħ	2 <u>A10</u>
4	28		29	μ	2OE2
		2 3 4 5 6 7 8 9 10 11 12 12 13 14 15 16 17 17 18 19 12 12 12 12 12 12 12 12 12 12 12 12 12	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 12 12 12 12 12 12 12 12 12 12 12 12 12	2 55 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 112 45 113 44 114 43 115 42 116 41 117 40 118 39 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 119 38 110 37 110 31 1	2 55

The 54ACT16827 is characterized for operation over the full military temperature range of  $-55^{\circ}C$  to  $125^{\circ}C$ . The 74ACT16827 is characterized for operation from  $-40^{\circ}C$  to  $85^{\circ}C$ .

# FUNCTION TABLE (each 8-bit section)

	INPUTS	OUTPUT			
OE1	OE2	Α	Y		
L	L	L	L		
L	L	Н	Н		
Н	X	Χ	Z		
Х	Н	Χ	Z		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


TEXAS INSTRUMENTS

## logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCAS163A - JUNE 1990 - REVISED APRIL 1996

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	-0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)	-0.5 V to V <sub>CC</sub> + $0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	50 mA
Continuous current through V <sub>CC</sub> or GND	±500 mA
Maximum package power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DL package	age 1.4 W
Storage temperature range, T <sub>stq</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

		54ACT16827			54	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
VIL	Low-level input voltage			0.8			0.8	V
٧ <sub>I</sub>	Input voltage	0	200	<sup>∕</sup> V <sub>CC</sub>	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
ІОН	High-level output current		2	-24			-24	mA
loL	Low-level output current		0	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS163A - JUNE 1990 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	T,	ղ = 25°C		54ACT	16827	74ACT16827		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
	10.1 50.11A	4.5 V	4.4			4.4		4.4		
	IOH = -50 μA	5.5 V	5.4			5.4		5.4		
VOH	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.8		4.8		
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85		3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 30 μΑ	5.5 V			0.1		0.1		0.1	
VOL	I <sub>OL</sub> = 24 mA	4.5 V			0.36	4	0.44		0.44	V
	IOL = 24 IIIA	5.5 V			0.36	ζ)	0.44		0.44	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				$q_{Q}$	1.65		1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1	) V	±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5	/	±5		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		16						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER FROM		то	T <sub>A</sub> = 25°C			54ACT16827		74ACT16827		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	Α	Y	3.6	7.4	9.8	3.6	11	3.6	11	nc
<sup>t</sup> PHL			2.8	7.4	9.8	2.8	10.8	2.8	10.8	ns
<sup>t</sup> PZH	<del></del>	Y	3	7.9	10.4	3	11.7	3	11.7	20
t <sub>PZL</sub>	OE		4	9.6	12.4	4	14	4	14	ns
<sup>t</sup> PHZ	ŌĒ	V	5.8	9.1	11.3	5.8	12.4	5.8	12.4	ns
<sup>t</sup> PLZ	OE .	'	5.3	8.5	10.5	5.3	11.5	5.3	11.5	115


# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
C . Dawen dissination comesitence		Outputs enabled	C. 50 pF 6 4 MHz		41	~F
Cbq	C <sub>pd</sub> Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	10	pF





<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND





NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74ACT16827DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16827
74ACT16827DL.A	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16827

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74ACT16827DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
74ACT16827DL.A	DL	SSOP	56	20	473.7	14.24	5110	7.87

# DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025