TEXAS INSTRUMENTS

AM26LS31, AM26LS31M
SLLS114M – JANUARY 1979 – REVISED MARCH 2024

AM26LS31 Quadruple Differential Line Driver

1 Features

- Meets or exceeds the requirements of ANSI TIA/EIA-422-B and ITU
- Operates from a single 5V supply
- TTL-Compatible
- Complementary outputs
- High output impedance in power-off conditions
- Complementary output-enable inputs
- Available MIL-PRF-38535-qualified options (M): All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Motor encoders
- Field transmitters: pressure sensors and temperature sensors
- Military and avionics imaging
- Temperature sensors or controllers using modbus

3 Description

The AM26LS31CN-E family of devices is a quadruple complementary-output line driver designed to meet the requirements of ANSI TIA/EIA-422-B and ITU (formerly CCITT) Recommendation V.11. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and are in the high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable (G, $\overline{G}$) input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.

Package Information

PART NUMBER	PACKAGE[1]	PACKAGE SIZE[2]
AM26LS31MFK	LCCC (20)	8.89mm × 8.89mm
AM26LS31MJ	CDIP (16)	19.6mm × 6.92mm
AM26LS31MW	CFP (16)	10.3mm × 6.73mm
AM26LS31CD	SOIC (16)	9.9mm × 3.91mm
AM26LS31CDB	SSOP (16)	6.2mm × 5.3mm
AM26LS31CN-E	PDIP (16)	19.3mm × 6.35mm
AM26LS31xNS	SO (16)	10.3mm × 5.3mm

(1) For more information, see Section 11.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.

All resistor values are nominal.

Copyright © 2016, Texas Instruments Incorporated

Schematic (Each Driver)

Table of Contents

Product Folder Links: *AM26LS31 AM26LS31M*

4 Pin Configuration and Functions

```
            ┌───┐  ┌───┐
      1A ┃ 1      16 ┃ V_CC
      1Y ┃ 2      15 ┃ 4A
      1Z ┃ 3      14 ┃ 4Y
       G ┃ 4      13 ┃ 4Z
      2Z ┃ 5      12 ┃ G̅
      2Y ┃ 6      11 ┃ 3Z
      2A ┃ 7      10 ┃ 3Y
     GND ┃ 8       9 ┃ 3A
            └──────────┘
```

Figure 4-1. D (SOIC), DB (SSOP), N (PDIP) , NS (SO), J (CDIP), or W (CFP) Packages
(Top View)

Table 4-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
1A	1	I	Logic Data Input to RS422 Driver number 1
1Y	2	O	RS-422 Data Line (Driver 1)
1Z	3	O	RS-422 Data Line (Driver 1)
G	4	I	Driver Enable (active high)
G̅	12	I	Driver Enable (active Low)
2A	7	I	Logic Data Input to RS422 Driver number 2
2Y	6	O	RS-422 Data Line (Driver 2)
2Z	5	O	RS-422 Data Line (Driver 2)
3A	9	I	Logic Data Input to RS422 Driver number 3
3Y	10	O	RS-422 Data Line (Driver 3)
3Z	11	O	RS-422 Data Line (Driver 3)
4A	15	I	Logic Data Input to RS422 Driver number 4
4Y	14	O	RS-422 Data Line (Driver 4)
4Z	13	O	RS-422 Data Line (Driver 4)
VCC	16	–	Power Input. Connect to 5V Power Source.
GND	8	–	Device Ground Pin

Product Folder Links: *AM26LS31 AM26LS31M*

Figure 4-2. FK (LCCC) 20-Pin Package
(Top View)

Table 4-2. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
1A	1	I	Logic Data Input to RS422 Driver number 1
1Y	2	O	RS-422 Data Line (Driver 1)
1Z	3	O	RS-422 Data Line (Driver 1)
G	4	I	Driver Enable (active high)
$\overline{G}$	12	I	Driver Enable (active Low)
2A	7	I	Logic Data Input to RS422 Driver number 2
2Y	6	O	RS-422 Data Line (Driver 2)
2Z	5	O	RS-422 Data Line (Driver 2)
3A	9	I	Logic Data Input to RS422 Driver number 3
3Y	10	O	RS-422 Data Line (Driver 3)
3Z	11	O	RS-422 Data Line (Driver 3)
4A	15	I	Logic Data Input to RS422 Driver number 4
4Y	14	O	RS-422 Data Line (Driver 4)
4Z	13	O	RS-422 Data Line (Driver 4)
VCC	8	I	Power Input. Connect to 5V Power Source.
GND	16	I	Device Ground Pin

Product Folder Links: *AM26LS31 AM26LS31M*

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage[2]			7	V
V_I	Input voltage			7	V
	Output off-state voltage			5.5	V
	Lead temperature 1,6 mm (1/16 in) from case for 10 s			260	°C
	Lead temperature 1,6 mm (1/16 in) from case for 60 s	J package		300	°C
T_{stg}	Storage temperature		–65	150	°C

(1)   Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)   All voltage values, except differential output voltage V_{OD}, are with respect to network GND.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1)   JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2)   JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	AM26LS31C	4.75	5	5.25	V
		AM26LS31M	4.5	5	5.5	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
I_{OH}	High-level output current				–20	mA
I_{OL}	Low-level output current				20	mA
T_A	Operating free-air temperature	AM26LS31C	0		70	°C
		AM26LS31I	–40		85	
		AM26LS31M	–55		125	

5.4 Thermal Information

		AM26LS31x				UNIT
THERMAL METRIC[1]		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance[2]	84.6	82	60.6	88.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.5	–	48.1	46.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.2	–	40.6	50.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	10.4	–	27.5	13.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	42.8	–	40.3	50.3	°C/W

(1)   For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2)   The package thermal impedance is calculated in accordance with JESD 51-7.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)[1]

PARAMETER		TEST CONDITIONS		MIN	TYP[2]	MAX	UNIT
V_{IK}	Input clamp voltage	V_{CC} = MIN, I_I = –18mA				–1.5	V
V_{OH}	High-level output voltage	V_{CC} = MIN, I_{OH} = –20mA		2.5			V
V_{OL}	Low-level output voltage	V_{CC} = MIN, I_{OL} = 20mA				0.5	V
I_{OZ}	Off-state (high-impedance-state) output current	V_{CC} = MIN,	V_O = 0.5V			–20	µA
			V_O = 2.5V			20	
I_I	Input current at maximum input voltage	V_{CC} = MAX, V_I = 7V				0.1	mA
I_{IH}	High-level input current	V_{CC} = MAX, V_I = 2.7V				20	µA
I_{IL}	Low-level input current	V_{CC} = MAX, V_I = 0.4V				–0.36	mA
I_{OS}	Short-circuit output current[3]	V_{CC} = MAX		–30		–150	mA
I_{CC}	Supply current	V_{CC} = MAX, all outputs disabled			32	80	mA

(1)   For C-suffix devices, V_{CC} min = 4.75V and V_{CC} max = 5.25V. For M-suffix devices, V_{CC} min = 4.5V and V_{CC} max = 5.5V.
(2)   All typical values are at V_{CC} = 5V and T_A = 25°C.
(3)   Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

5.6 Switching Characteristics – AM26LS31

T_A = 25°C, V_{CC} = 5V (see Figure 6-1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	C_L = 30pF, S1 and S2 open			14	20	ns
t_{PHL}	Propagation delay time, high- to low-level output				14	20	
t_{PZH}	Output enable time to high level	C_L = 30pF	R_L = 75Ω		25	40	ns
t_{PZL}	Output enable time to low level		R_L = 180Ω		37	45	
t_{PHZ}	Output disable time from high level	C_L = 10pF, S1 and S2 closed			21	30	ns
t_{PLZ}	Output disable time from low level				23	35	
t_{SKEW}	Output-to-output skew	C_L = 30pF, S1 and S2 open			1	6	ns

5.7 Switching Characteristics – AM26LS31M

T_A = 25°C, V_{CC} = 5V (see Figure 6-1)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	C_L = 30pF, S1 and S2 open			30	ns
t_{PHL}	Propagation delay time, high- to low-level output				30	
t_{PZH}	Output enable time to high level	C_L = 30pF	R_L = 75Ω		60	ns
t_{PZL}	Output enable time to low level		R_L = 180Ω		68	
t_{PHZ}	Output disable time from high level	C_L = 10pF, S1 and S2 closed			45	ns
t_{PLZ}	Output disable time from low level				53	
t_{SKEW}	Output-to-output skew	C_L = 30pF, S1 and S2 open			9	ns

Product Folder Links: *AM26LS31 AM26LS31M*

5.8 Typical Characteristics

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

**Figure 5-1. Output Voltage vs Enable G Input Voltage**

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

**Figure 5-2. Output Voltage vs Enable G Input Voltage**

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.

**Figure 5-3. Output Voltage vs Enable G Input Voltage**

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.

Figure 5-4. Output Voltage vs Enable G Input Voltage

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

Figure 5-5. High-Level Output Voltage vs Free-Air Temperature

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

Figure 5-6. High-Level Output Voltage vs High-Level Output Current

Product Folder Links: *AM26LS31 AM26LS31M*

5.8 Typical Characteristics (continued)

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.

Figure 5-7. Low-Level Output Voltage vs Free-Air Temperature

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.

**Figure 5-8. Low-Level Output Voltage vs Low-Level Output Current**

**Figure 5-9. Y Output Voltage vs Data Input Voltage**

Figure 5-10. Y Output Voltage vs Data Input Voltage

Product Folder Links: *AM26LS31 AM26LS31M*

6 Parameter Measurement Information

PROPAGATION DELAY TIMES AND SKEW

TEST CIRCUIT

ENABLE AND DISABLE TIME WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O ≈ 50 Ω, t_r ≤ 15 ns, t_f ≤ 6 ns.
C. When measuring propagation delay times and skew, switches S1 and S2 are open.
D. Each enable is tested separately.
E. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Figure 6-1. Test Circuit and Voltage Waveforms

Product Folder Links: *AM26LS31 AM26LS31M*

7 Detailed Description

7.1 Overview

The AM26LS31x CN-E differential bus transmitter is a monolithic integrated circuit designed for unidirectional data communication on transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

The AM26LS31x CN-E has a four 3-state differential line drivers that operate from a single 5V power supply. The driver also integrates active-high and active-low enables for precise device control.

The driver is designed to handle loads of a minimum of ±30mA of sink or source current. The driver features positive- and negative-current limiting for protection from line fault conditions.

7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Complementary Output-Enable Inputs

The AM26LS31x can be configured using the G and $\overline{G}$ logic inputs to control transmitter outputs. Setting either G to a logic HIGH or $\overline{G}$ to an logic LOW enables the transmitter outputs. If G is set to logic LOW and $\overline{G}$ is set to logic HIGH, the transmitter outputs are disabled. See Table 7-1 for a complete truth table.

7.3.2 High Output Impedance in Power-Off Conditions

When the AM26LS31x transmitter outputs are disabled using G and $\overline{G}$, the outputs are set to a high impedance state.

7.3.3 Complementary Outputs

The AM26LS31x is the driver half of a pair of devices, with the AM26LS32 being the complementary receiver. TI recommends using these devices together for optimal performance, but any RS-422 compliant receive must ensure proper RS-422 communication and logic level translation.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the AM26LS31CN-E.

Table 7-1. Function Table[1]
(Each Driver)

INPUT A	ENABLES		OUTPUTS	
	G	$\overline{G}$	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

(1) H = high level, L = low level,
X = irrelevant,
Z = high impedance (off)

8 Application and Implementation

> **Note**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

When designing a system that uses drivers, receivers, and transceivers that comply with RS-422 or RS-485, proper cable termination is essential for highly reliable applications with reduced reflections in the transmission line. Because RS-422 allows only one driver on the bus, if termination is used, it is placed only at the end of the cable near the last receiver. In general, RS-485 requires termination at both ends of the cable. Factors to consider when determining the type of termination usually are performance requirements of the application and the ever-present factor, cost. The different types of termination techniques discussed are unterminated lines, parallel termination, AC termination, and multipoint termination. Laboratory waveforms for each termination technique (except multipoint termination) illustrate the usefulness and robustness of RS-422 (and, indirectly, RS-485). Similar results can be obtained if 485-compliant devices and termination techniques are used. For laboratory experiments, 100 feet of 100Ω, 24-AWG, twisted-pair cable (Bertek) was used. A single driver and receiver, TI AM26LS31CN-E and AM26LS32C, respectively, were tested at room temperature with a 5V supply voltage. Two plots per termination technique are shown. In each plot, the top waveform is the driver input and the bottom waveform is the receiver output. To show voltage waveforms related to transmission-line reflections, the first plot shows output waveforms from the driver at the start of the cable; the second plot shows input waveforms to the receiver at the far end of the cable.

8.2 Typical Application

Copyright © 2016, Texas Instruments Incorporated

Figure 8-1. Encoder Application

8.2.1 Design Requirements

This example requires the following:
- 5V power source
- RS-485 bus operating at 10Mbps or less
- Connector that makes sure the correct polarity for port pins

8.2.2 Detailed Design Procedure

Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line.

If desired, add external fail-safe biasing to ensure 200mV on the A-B port, if the drive is in high impedance state (see *Failsafe in RS-485 data buses*).

### 8.2.3 Application Curve

Figure 8-2. Differential 120-Ω Terminated Output Waveforms (Cat 5E Cable)

8.3 Power Supply Recommendations

Place a 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies.

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:
- Noise can often propagate into analog circuitry through the power supply of the circuit. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

8.4.2 Layout Example

Reduce logic
signal trace
where possible

V_{CC}

1A | 1

16 | V_{CC}

0.1uF

2

15

3

14

4 AM26LS31 13

5

12

6

11

7

10

GND | 8

9

Figure 8-3. Layout Recommendation

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Failsafe in RS-485 data buses (SLYT080)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-7802301M2A	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301M2A AM26LS31 MFKB
5962-7802301MEA	Active	Production	CDIP (J) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MEA AM26LS31MJB
5962-7802301MFA	Active	Production	CFP (W) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MFA AM26LS31MWB
5962-7802301Q2A	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-	5962-7802301Q2A AM26LS31M
5962-7802301Q2A.A	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301Q2A AM26LS31M
AM26LS31CD	Obsolete	Production	SOIC (D) | 16	-	-	Call TI	Call TI	0 to 70	AM26LS31C
AM26LS31CDBR	Active	Production	SSOP (DB) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SA31C
AM26LS31CDBR.A	Active	Production	SSOP (DB) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SA31C
AM26LS31CDR	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C
AM26LS31CDR.A	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C
AM26LS31CDRG4	Obsolete	Production	SOIC (D) | 16	-	-	Call TI	Call TI	0 to 70	AM26LS31C
AM26LS31CN	Active	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	AM26LS31CN
AM26LS31CN.A	Active	Production	PDIP (N) | 16	25 | TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	AM26LS31CN
AM26LS31CNSR	Active	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS31
AM26LS31CNSR.A	Active	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS31
AM26LS31INSR	Active	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS31
AM26LS31INSR.A	Active	Production	SOP (NS) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS31
AM26LS31MFKB	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301M2A AM26LS31 MFKB

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AM26LS31MFKB.A	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301M2A AM26LS31 MFKB
AM26LS31MJB	Active	Production	CDIP (J) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MEA AM26LS31MJB
AM26LS31MJB.A	Active	Production	CDIP (J) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MEA AM26LS31MJB
AM26LS31MWB	Active	Production	CFP (W) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MFA AM26LS31MWB
AM26LS31MWB.A	Active	Production	CFP (W) | 16	25 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7802301MFA AM26LS31MWB

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AM26LS31, AM26LS31M :

● Catalog : AM26LS31

● Military : AM26LS31M

NOTE: Qualified Version Definitions:

　　● Catalog - TI's standard catalog product

　　● Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LS31CDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
AM26LS31CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LS31CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LS31CNSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
AM26LS31INSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LS31CDBR	SSOP	DB	16	2000	353.0	353.0	32.0
AM26LS31CDR	SOIC	D	16	2500	340.5	336.1	32.0
AM26LS31CDR	SOIC	D	16	2500	353.0	353.0	32.0
AM26LS31CNSR	SOP	NS	16	2000	353.0	353.0	32.0
AM26LS31INSR	SOP	NS	16	2000	353.0	353.0	32.0

TUBE

T - Tube height

L - Tube length

W - Tube width

B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-7802301M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-7802301MFA	W	CFP	16	25	506.98	26.16	6220	NA
5962-7802301Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-7802301Q2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
AM26LS31CN	N	PDIP	16	25	506	13.97	11230	4.32
AM26LS31CN.A	N	PDIP	16	25	506	13.97	11230	4.32
AM26LS31MFKB	FK	LCCC	20	55	506.98	12.06	2030	NA
AM26LS31MFKB.A	FK	LCCC	20	55	506.98	12.06	2030	NA
AM26LS31MWB	W	CFP	16	25	506.98	26.16	6220	NA
AM26LS31MWB.A	W	CFP	16	25	506.98	26.16	6220	NA

D (R−PDSO−G16) PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
⚠C

16　　　　　　　9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⚠D

1　　　　　　　8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)　0°−8°

0.050 (1,27)
0.016 (0,40)

4040047-6/M 06/11

NOTES:　A.　All linear dimensions are in inches (millimeters).
　　　　B.　This drawing is subject to change without notice.
　　　⚠C　Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
　　　⚠D　Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
　　　　E.　Reference JEDEC MS−012 variation AC.

TEXAS INSTRUMENTS
www.ti.com

8.2 / 7.4 TYP

A

PIN 1 INDEX AREA

14X 0.65

16

1

2X

4.55

6.5 / 5.9 NOTE 3

8

9

B

5.6 / 5.0 NOTE 4

16X 0.38 / 0.22

⊕ 0.1 Ⓜ C A B

C

⌒ 0.1 C

SEATING PLANE

0.25 / 0.09

SEE DETAIL A

0.25

GAGE PLANE

2 MAX

0°-8°

0.95 / 0.55

0.05 MIN

DETAIL A
TYPICAL

4220763/A   05/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

16X (1.85)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(7)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220763/A   05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (1.85)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(7)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A   05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

W (R−GDFP−F16)   CERAMIC DUAL FLATPACK

Base and Seating Plane

$\frac{0.045\ (1,14)}{0.026\ (0,66)}$

$\frac{0.285\ (7,24)}{0.245\ (6,22)}$

$\frac{0.080\ (2,03)}{0.055\ (1,40)}$

$\frac{0.008\ (0,20)}{0.004\ (0,10)}$

0.305 (7,75) MAX

1   16

$\frac{0.019\ (0,48)}{0.015\ (0,38)}$

$\frac{0.430\ (10,92)}{0.370\ (9,40)}$

0.050 (1,27)

0.005 (0,13) MIN
4 Places

8   9

$\frac{0.360\ (9,14)}{0.250\ (6,35)}$

$\frac{0.360\ (9,14)}{0.250\ (6,35)}$

4040180−3/F   04/14

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. This package can be hermetically sealed with a ceramic lid using glass frit.
         D. Index point is provided on cap for terminal identification only.
         E. Falls within MIL STD 1835 GDFP2−F16

FK 20

8.89 x 8.89, 1.27 mm pitch

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4229370VA\

J (R−GDIP−T**)   CERAMIC DUAL IN−LINE PACKAGE
14 LEADS SHOWN

DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	——	——	——	——
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

0.065 (1,65)
0.045 (1,14)

1   7

C

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°−15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. This package is hermetically sealed with a ceramic lid using glass frit.
         D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
         E. Falls within MIL STD 1835 GDIP1−T14, GDIP1−T16, GDIP1−T18 and GDIP1−T20.

N (R−PDIP−T**)

PLASTIC DUAL−IN−LINE PACKAGE

16 PINS SHOWN

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
△C MS−001 VARIATION	AA	BB	AC	AD

A

16   9

$\frac{0.260\ (6,60)}{0.240\ (6,10)}$

1   8

$\frac{0.070\ (1,78)}{0.045\ (1,14)}$ △D

$\frac{0.045\ (1,14)}{0.030\ (0,76)}$ △D

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

$\frac{0.021\ (0,53)}{0.015\ (0,38)}$

⊕ 0.010 (0,25) Ⓜ

14/18 Pin Only
20 Pin vendor option △D

$\frac{0.325\ (8,26)}{0.300\ (7,62)}$

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E   12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

△C Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).

△D The 20 pin end lead shoulder width is a vendor option, either half or full width.

8.2
7.4 TYP

A

PIN 1 ID
AREA

14X 1.27

1

16

10.4
10.0
NOTE 3

2X
8.89

8

9

B

5.4
5.2
NOTE 4

16X 0.51
0.35

⊕ 0.25 Ⓜ C A B

C

SEATING PLANE

⌒ 0.1 C

2.00 MAX

SEE DETAIL A

0.15 TYP

0.25
GAGE PLANE

0.3
0.1

0° - 10°

1.05
0.55

(1.25)

DETAIL A
TYPICAL

4220735/A   12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

SOP

16X (1.85)

SYMM

SEE DETAILS

1

16

16X (0.6)

SYMM

14X (1.27)

8

9

(R0.05) TYP

(7)

LAND PATTERN EXAMPLE
SCALE:7X

METAL

SOLDER MASK OPENING

SOLDER MASK OPENING

METAL

0.07 MAX ALL AROUND

0.07 MIN ALL AROUND

NON SOLDER MASK DEFINED

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4220735/A   12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (1.85)

SYMM
℄

1

16X (0.6)

16

SYMM
℄

14X (1.27)

8

9

(R0.05) TYP

(7)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220735/A   12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER