







CD74AC251 SCHS246A - AUGUST 1998 - REVISED AUGUST 2024

CD74AC251 8-Input Multiplexer, Three-State

1 Features

- **Buffered** inputs
- Typical propagation delay
 - 6ns at V_{CC} = 5V, T_A = 25°C, C_L = 50pF
- Exceeds 2kV ESD protection MIL-STD-883, method 3015
- SCR-latchup-resistant CMOS process and circuit
- Speed of bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- ±24mA output drive current
 - Fanout to 15 FAST™ ICs
 - Drives 50Ω transmission lines

2 Description

The CD74AC251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement (\overline{Y}) outputs as well as an Output Enable (\overline{OE}) input. The OE must be at a LOW logic level to enable this device. When the \overline{OE} input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and \overline{Y} outputs.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
CD74AC251 D (SOIC, 16)		9.9mm × 6mm	9.9mm × 3.9mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features	1	7 Application and Implementation	9
2 Description		7.1 Power Supply Recommendations	
3 Pin Configuration and Functions		7.2 Layout	
4 Specifications		8 Device and Documentation Support	
4.1 Absolute Maximum Ratings	4	8.1 Documentation Support (Analog)	10
4.2 Recommended Operating Conditions		8.2 Receiving Notification of Documentation Updates	10
4.3 Thermal Information	4	8.3 Support Resources	10
4.4 Electrical Characteristics	4	8.4 Trademarks	10
4.5 Switching Characteristics	5	8.5 Electrostatic Discharge Caution	10
5 Parameter Measurement Information	7	8.6 Glossary	10
6 Detailed Description	8	9 Revision History	10
6.1 Functional Block Diagram	8	10 Mechanical, Packaging, and Orderable	
6.2 Device Functional Modes	8	Information	10



3 Pin Configuration and Functions




Figure 3-1. CD74AC251 D Package, 16-Pin SOIC (Top View)

PIN		TYPE1	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
I ₃	1	I	Input 3				
I ₂	2	I	Input 2				
I ₁	3	I	Input 1				
I ₀	4	I	Input 0				
Υ	5	I	Output				
Y	6	I	Inverted Output				
ŌĒ	7	0	Output Enable				
GND	8	G	Ground				
S2	9	0	Input Select 2				
S1	10	0	Input Select 1				
S0	11	0	Input Select 0				
I ₇	12	0	Input 7				
I ₆	13	0	Input 6				
I ₅	14	0	Input 5				
I ₄	15	0	Input 4				
V _{CC}	16	Р	Positive Supply				

1. Signal Types: I = Input, O = Output, I/O = Input or Output.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6	V
I _{IK}	Input diode current	$(V_1 < -0.5V \text{ or } V_1 > V_{CC} + 0.5V)$		±20	mA
I _{OK}	Output diode current	(V _I < -0.5V or V _I > V _{CC} + 0.5V)		±50	mA
Io	Output source or sink current per output pin	V _O < -0.5V or V _O > V _{CC} + 0.5V		±50	mA
	V _{CC} or ground current, ICC or IGND (2)			±100	mA
TJ	Maximum junction temperature (plastic packa	age)		150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC} (1)	Supply voltage	1.5	1.5	
V _I , V _O	Input or output voltage	0	V _{CC}	V
dt/dv	Input rise and fall slew rate			
	AC types, 1.5V to 3V		50	ns
	AC types, 3.6V to 5.5V		20	ns
T _A	Temperature range	-55	125	°C

⁽¹⁾ Unless otherwise specified, all voltages are referenced to ground.

4.3 Thermal Information

		CD74AC251	
		D (SOIC)	
THERMAL METRIC		16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	119.9	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

4.4 Electrical Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS		V (\(\)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNIT	
STWIDOL	FARAWIETER	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	ONII	
	High level input			1.5	1.2	-	1.2	-	1.2	-	V	
V _{IH}	V _{IH} voltage	-	-	3	2.1	-	2.1	-	2.1	-	V	
				5.5	3.85	-	3.85	-	3.85	-	V	
	Low level input voltage				1.5	-	0.3	-	0.3	-	0.3	V
V _{IL}		-	-	3	-	0.9	-	0.9	-	0.9	V	
				5.5	-	1.65	-	1.65	-	1.65	V	

Product Folder Links: CD74AC251

⁽²⁾ For up to 4 outputs per device, add ±25mA for each additional output.

www.ti.com

SYMBOL	DADAMETER	TEST CO	NDITIONS	V 00	25°C	;	-40°C TO	85°C	-55°C TO 125°C		UNIT
STIMBUL	PARAMETER	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
	High level		-0.05	1.5	1.4	-	1.4	-	1.4	-	V
	output voltage		-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
V _{OH}		V _{IH} or V _{IL}	-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	3.85	-	-	-	V
			-50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	3.85	-	V
	Low level output voltage		0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
V _{OL}			12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	1.65	-	-	V
			50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	-	1.65	V
I _I	Input leakage current	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μΑ
l _{oz}	Three-state leakage current	V _{IH} or V _{IL} V _O = V _{CC} or GND	-	5.5	-	±0.5	-	±5	-	±10	μΑ
Icc	Quiescent supply current MSI	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μΑ

Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

Table 4-1. ACT Input Load Table

INPUT	UNIT LOAD
S0, S1, S3	1
OE	1
I ₀ - I ₇	1

Note

Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

4.5 Switching Characteristics

Input t_r , t_f = 3ns, C_L = 50pF (Worst Case)

SYMBOL	PARAMETER	V _{CC} (V)	-40°C TO 85°C			-55°C TO 125°C			UNIT
STIVIBUL			MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Propagation delay,	1.5	-	-	153	-	-	169	ns
t _{PLH} , t _{PHL}	data to Y output	3.3(1)	4.9	-	17.2	4.7	-	18.9	ns
		5 ⁽²⁾	3.5	-	12.3	3.4	-	13.5	ns
	Propagation delay,	1.5	-	-	169	-	-	186	ns
t _{PLH} , t _{PHL}	data to \overline{Y} output	3.3	5.4	-	19	5.2	-	20.9	ns
		5	3.8	-	13.5	3.7	-	14.9	ns

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

Test verifies a minimum 50Ω transmission-line-drive capability at 85° C, 75Ω at 125° C.



Input t_r , t_f = 3ns, C_L = 50pF (Worst Case)

SYMBOL	PARAMETER	V (V)	-40°C TO 85°C			-55°C	UNIT		
STIVIBUL	PARAMETER	V _{CC} (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Propagation delay,	1.5	-	-	207	-	-	228	ns
t _{PLH} , t _{PHL}	select to Y output	3.3	6.6	-	23.2	6.4	-	25.5	ns
		5	4.7	-	16.5	4.6	-	18.2	ns
	Propagation Delay,	1.5	-	-	223	-	-	245	ns
t _{PLH} , t _{PHL}	Select to \overline{Y} Output	3.3	7.1	-	24.9	6.9	-	27.4	ns
		5	5.1	-	17.8	4.9	-	19.6	ns
	Propagation delay, output enable and output disable to	1.5	-	-	155	-	-	169	ns
t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}		3.3	5.2	-	18.7	5.1	-	20.3	ns
PHZ, PLZ	output	5	3.5	-	12.3	3.4	-	13.5	ns
Co	Three-state output capacitance	-	-	-	15	-	-	15	pF
C _I	Input capacitance	-	-	-	10	-	-	10	pF
C _{PD} (3)	Power dissipation capacitance	-	-	120	-	-	120	-	pF

- (1) 3.3V Min is at 3.6V, Max is at 3V.
- (2) 5V Min is at 5.5V, Max is at 4.5V.
- (3) C_{PD} is used to determine the dynamic power consumption per device.

Note


 P_D = V_{CC} 2 f_i (C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

t

5 Parameter Measurement Information



†FOR AC SERIES ONLY: WHEN V_{CC} = 1.5V, R_{L} = 1k Ω

Figure 5-1. Three-state Propagation Delay Waveforms and Test Circuit




Figure 5-2. Propagation Delay Times


	CD74AC
Input Level	V _{CC}
Input Switching Voltage, V _S	0.5 V _{CC}
Output Switching Voltage, V _S	0.5 V _{CC}

 $^{^{\}dagger}$ FOR AC SERIES ONLY: WHEN V_{CC} = 1.5V, R_{L} = 1k Ω



6 Detailed Description

6.1 Functional Block Diagram



6.2 Device Functional Modes

Table 6-1. Truth Table

		II	OUTPUTS			
SELECT						
S2	S1	S0	OUTPUT ENABLE OE	Y	Y	
Х	Х	Х	Н	Z	Z	
L	L	L	L	I ₀	Ī _ō	
L	L	Н	L	I ₁	Ī ₁	
L	Н	L	L	l ₂	Ī ₂	
L	Н	Н	L	l ₃	Ī ₃	
Н	L	L	L	I ₄	Ī ₄	
Н	L	Н	L	I ₅	Ī ₅	
Н	H H L		L	I ₆	Ī ₆	
Н	н н н		L	I ₇	Ī ₇	

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.2 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple V_{CC} pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Layout Diagram specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is most convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
CD74AC251	Click here	Click here	Click here	Click here	Click here		

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 25-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD74AC251M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC251M
CD74AC251M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC251M

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2025


TAPE AND REEL INFORMATION





_	Tanana and a same and a same and a same and a same a s
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC251M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CD74AC251M96	SOIC	D	16	2500	353.0	353.0	32.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025