



Order

Now





DRV8704

SLVSD29-OCTOBER 2015

DRV8704 52-V Dual H-Bridge PWM Gate Driver

1 Features

Fexas

Instruments

- Pulse Width Modulation (PWM) Motor Driver
 - Drives External N-Channel MOSFETs
 - PWM Control Interface for Dual DC Motors
 - Supports 100% PWM Duty Cycle
- 8-V to 52-V Operating Supply Voltage Range
- Adjustable Gate Drive (4 Levels)
 - 50-mA to 200-mA Source Current
 - 100-mA to 400-mA Sink Current
- Integrated PWM Current Regulation
- Flexible Decay Modes
 - Automatic Mixed Decay Mode
 - Slow Decay
 - Fast Decay
 - Mixed Decay (Adjustable Percent Fast)
- Highly Configurable SPI
- Torque DAC to Digitally Scale Current
- Low-Current Sleep Mode (65 μA)
- 5-V, 10-mA LDO Regulator
- Thermally-Enhanced Surface-Mount Package
 - 38-Pin HTSSOP (PowerPAD)
- Protection Features
 - VM Undervoltage Lockout (UVLO)
 - Gate Driver Fault (PDF)
 - Overcurrent Protection (OCP)
 - Thermal Shutdown (TSD)
 - Fault Condition Indication Pin (nFAULT)
 - Fault Diagnostics through SPI

2 Applications

- Automatic Teller and Money Handling Machines
- Office Automation Machines
- Factory Automation and Robotics
- Textile Machines

3 Description

The DRV8704 is a dual-brushed motor controller for industrial equipment applications. The device controls external N-channel MOSFETs configured as two H-bridges.

Motor current can be accurately controlled using adaptive blanking time and various current decay modes, including an automatic mixed decay mode.

A simple PWM interface allows easy interfacing to controller circuits. A SPI serial interface is used to program the device operation. Output current (torque), gate drive settings, and decay mode are all programmable through a SPI serial interface.


Internal shutdown functions are provided for overcurrent protection, short-circuit protection, gate driver faults, undervoltage lockout (UVLO), and overtemperature. Fault conditions are indicated by a FAULTn pin, and each fault condition is reported by a dedicated bit through SPI.

The DRV8704 is packaged in a PowerPAD[™] 38-pin HTSSOP package with thermal pad (Eco-friendly: RoHS & no Sb/Br).

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8704	HTSSOP (38)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Texas Instruments

www.ti.com

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	SPI Timing Requirements 8
	6.7	Typical Characteristics 9
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 11
	7.3	Feature Description 12

	7.4	Device Functional Modes	19
	7.5	Register Maps	20
8	Appl	ication and Implementation	23
	8.1	Application Information	23
	8.2	Typical Application	23
9	Pow	er Supply Recommendations	27
	9.1	Bulk Capacitance	27
10	Layo	out	28
	10.1	Layout Guidelines	28
	10.2	Layout Example	29
11	Devi	ice and Documentation Support	30
	11.1	Community Resources	30
	11.2	Trademarks	30
	11.3	Electrostatic Discharge Caution	30
	11.4	Glossary	30
12	Mec	hanical, Packaging, and Orderable	
		mation	30


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2015	*	Initial release.



5 Pin Configuration and Functions



Pin Functions

PIN ⁽¹⁾					
NAME	NO.	TYPE	DESCRIPTION		
POWER AND G	ROUND				
CP1	1	IO	Charge pump flying capacitor	Connect a 0.1-µF X7R capacitor between CP1 and CP2.	
CP2	2	10	Charge pump flying capacitor	Voltage rating must be greater than applied VM voltage.	
GND	5, 19, 29, 38, PPAD	—	Device ground	All pins must be connected to ground	
RSVD	20	—	Reserved	Leave this pin disconnected	
V5	6	0	5-V regulator output	5-V linear regulator output. Bypass to GND with a 0.1- μF 10-V X7R ceramic capacitor.	
VCP	3	IO	High-side gate drive voltage	Connect a 1-µF 16-V X7R ceramic capacitor to VM	
VINT	7	_	Internal logic supply voltage	Logic supply voltage. Bypass to GND with a 1- μ F 6.3-V X7R ceramic capacitor.	
VM	4	_	Motor power supply	Connect to motor supply voltage. Bypass to GND with a 0.1-µF ceramic capacitor plus a 100-µF electrolytic capacitor.	
CONTROL					
AIN1	10	I	Bridge A IN1	Controls bridge A OUT1. Internal pulldown.	
AIN2	11	I	Bridge A IN2	Controls bridge A OUT2. Internal pulldown.	
BIN1	12	I	Bridge B IN1	Controls bridge B OUT1. Internal pulldown.	
BIN2	13	I	Bridge B IN2	Controls bridge B OUT2. Internal pulldown.	
RESET	9	I	Reset input	Active-high reset input initializes all internal logic and disables the H-bridge outputs. Internal pulldown.	
SLEEPn	8	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode. Internal pulldown.	
SERIAL INTERF	ACE				
SCLK	14	I	Serial clock input	Rising edge clocks data into part for write operations. Falling edge clocks data out of part for read operations. Internal pulldown.	
SCS	16	I	Serial chip select input	Active high to enable serial data transfer. Internal pulldown.	
SDATI	15	I	Serial data input	Serial data input from controller. Internal pulldown.	

(1) Directions: I = Input, O = Output, OZ = Tri-state output, OD = Open-drain output, IO = Input/output

TEXAS INSTRUMENTS

www.ti.com

Pin Functions (continued)

PIN ⁽¹⁾		TVDE	DECODIDION			
NAME	NO.	TYPE	DESCRIPTION			
SDATO	17	0	Serial data output	Serial data output to controller. Open-drain output requires external pull-up.		
STATUS						
FAULTn	18	OD	Fault	Logic low when in fault condition. Open-drain output requires external pullup.		
OUTPUT						
A1HS	36	0	Bridge A out 1 HS gate	Bridge A out 1 HS FET gate		
A1LS	35	0	Bridge A out 1 LS gate	Bridge A out 1 LS FET gate		
A2HS	31	0	Bridge A out 2 HS gate	Bridge A out 2 HS FET gate		
A2LS	32	0	Bridge A out 2 LS gate	Bridge A out 2 LS FET gate		
AISENN	33	I	Bridge A Isense – in	Ground at sense resistor for bridge A		
AISENP	34	I	Bridge A Isense + in	Current sense resistor for bridge A		
AOUT1	37	I	Bridge A output 1	Output node of bridge A out 1		
AOUT2	30	I	Bridge A output 2	Output node of bridge A out 2		
B1HS	27	0	Bridge B out 1 HS gate	Bridge B out 1 HS FET gate		
B1LS	26	0	Bridge B out 1 LS gate	Bridge B out 1 LS FET gate		
B2HS	22	0	Bridge B out 2 HS gate	Bridge B out 2 HS FET gate		
B2LS	23	0	Bridge B out 2 LS gate	Bridge B out 2 LS FET gate		
BISENN	24	I	Bridge B Isense – in	Ground at sense resistor for bridge B		
BISENP	25	I	Bridge B Isense + in	Current sense resistor for bridge B		
BOUT1	28	I	Bridge B output 1	Output node of bridge B out 1		
BOUT2	21	I	Bridge B output 2	Output node of bridge B out 2		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range referenced with respect to GND (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.6	60	V
Charge pump voltage (CP1, CP2, VCP)	-0.6	VM + 12	V
5-V regulator voltage (V5)	-0.6	5.5	V
Internal regulator voltage (VINT)	-0.6	2.0	V
Digital pin voltage (SLEEPn, RESET, AIN1, AIN2, BIN1, BIN2, SCS, SCLK, SDATI, SDATO, FAULTn)	-0.6	5.5	V
High-side gate drive pin voltage (A1HS, A2HS, B1HS, B2HS)	-0.6	VM + 12	V
Low-side gate drive pin voltage (A1LS, A2LS, B1LS, B2LS)	-0.6	12	V
Phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-0.6	VM	V
ISENSEx pin voltage (AISENP, AISENN, BISENP, BISENN)	-0.7	+0.7	V
Operating virtual junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VM	Motor power supply voltage range	8	52	V
V _{IN}	Digital pin voltage range	0	5.3	V
f _{PWM}	Applied PWM signal (xINx)	0	500	kHz
I_{V5}	V5 external load current	0	10	mA
T _A	Operating ambient temperature range	-40	85	°C

6.4 Thermal Information

		DRV8704	
	THERMAL METRIC ⁽¹⁾	DCP (HTSSOP)	UNIT
		38 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	32.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	17.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.3	°C/W
TLΨ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

 $T_A = 25^{\circ}C$, over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLIES (VM)					
I _{VM}	VM operating supply current	VM = 24 V		17	22	mA
I _{VMQ}	VM sleep mode supply current	VM = 24 V, SLEEPn low		65	98	μA
INTERNAL	LINEAR REGULATORS (V5, VIN	Т)				
V5	V5 output voltage	$VM \ge 12 V$, $IOUT \le 10 mA$	4.8	5	5.2	V
VINT	VINT voltage	No external load; reference only	1.7	1.8	1.9	V
LOGIC-LE	VEL INPUTS (SLEEPn, AIN1, AIN2	2, BIN1, BIN2, RESET, SCLK, SDATI,	SCS)			
V _{IL}	Input logic low voltage				0.8	V
V _{IH}	Input logic high voltage		1.5			V
V _{HYS}	Input logic hysteresis			300		mV
IIL	Input logic low current	V _{IN} = 0 V	-5		5	μA
I _{IH}	Input logic high current	V _{IN} = 5 V	24	50	70	μA
OPEN DRA	AIN OUTPUTS (nFAULT, SDATO)					
V _{OL}	Output logic low voltage	I _O = 5 mA			0.5	V
I _{OH}	Output logic high leakage	10kΩ pullup to 3.3 V	-1		1	μA
GATE DRI	VERS				1	
V _{OUTH}	High-side gate drive output voltage	VM = 24 V, I _O = 100 μA		VM + 10		V
V _{OUTL}	Low-side gate drive output voltage	VM = 24 V, I _O = 100 μA		10		V
	Output dead time digital delay (dead time is enforced in analog circuits)	DTIME = 00		410		ns
		DTIME = 01		460		
^I DEAD		DTIME = 10		670		
		DTIME = 11		880		
		IDRIVEP = 00		50		
	Peak output sourcing gate drive	IDRIVEP = 01		100		
OUT,SRC	current	IDRIVEP = 10		150		mA
		IDRIVEP = 11		200		
		IDRIVEN = 00		100		
	Peak output sinking gate drive	IDRIVEN = 01		150		
I _{OUT,SNK}	current	IDRIVEN = 10		200		mA
		IDRIVEN = 11		400		
		TDRIVEP = 00		263		
	Peak current drive time for	TDRIVEP = 01		525		
t _{DRIVE,SRC}	sourcing	TDRIVEP = 10		1050		ns
		TDRIVEP = 11		2100		
		TDRIVEN = 00		263		
	Peak current drive time for	TDRIVEN = 01		525		
t _{DRIVE,SNK}	sinking	TDRIVEN = 10		1050		ns
		TDRIVEN = 11		2100		
CURRENT	REGULATION	1				
t _{OFF}	PWM off time adjustment range	Set by TOFF register	0.53		134	μS
t _{BLANK}	Current sense blanking time	Set by TBLANK register	1.05		7.0	μS
		ISGAIN = 00		5		•
		ISGAIN = 01		10		
A _V	Current sense amplifier gain	ISGAIN = 10		20		V/V
		ISGAIN = 11		40		

www.ti.com



Electrical Characteristics (continued)

T 25°C	over recommended	operating conditions	unless otherwise noted
$I_{A} = 25 \text{ C}$		operating conditions	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISGAIN = 00, ΔVIN = 400 mV		150		
	Settling time (to ±1%)	ISGAIN = 01, ΔVIN = 200 mV ISGAIN = 10, ΔVIN = 100 mV		300		~~
t _{SET}				600		ns
		ISGAIN = 11, ΔVIN = 50 mV		1200		
V _{OFS}	Offset voltage	ISGAIN = 00, input shorted			4	mV
V _{IN}	Input differential voltage range		-600		600	mV
V _{REF}	Internal reference voltage		2.50	2.75	3.00	V
PROTEC	TION CIRCUITS					
M		VIN falling; UVLO report		6.3		V
V _{UVLO}	Undervoltage lockout	VIN rising; UVLO recovery		7.1	8	V
		OCPTH = 00	160	250	320	
	Overcurrent protection trip level	OCPTH = 01	380	500	580	
V _{OCP}	(Voltage drop across external FET)	OCPTH = 10	620	750	880	mV
	,	OCPTH = 11	840	1000	1200	
$T_{TSD}^{(1)}$	Thermal shutdown temperature	Die temperature, T _J	150	160	180	°C
T _{HYS} ⁽¹⁾	Thermal shutdown hysteresis	Die temperature, T _J		20		°C

(1) Not tested in production; limits are based on characterization data



6.6 SPI Timing Requirements

over operating free-air temperature range (unless otherwise noted)

NO.			MIN	MAX	UNIT
1	t _{CYC}	Clock cycle time	250		ns
2	t _{CLKH}	Clock high time	25		ns
3	t _{CLCL}	Clock low time	25		ns
4	t _{SU(SDATI)}	Setup time, SDATI to SCLK	5		ns
5	t _{H(SDATI)}	Hold time, SDATI to SCLK	1		ns
6	t _{SU(SCS)}	Setup time, SCS to SCLK	5		ns
7	t _{H(SCS)}	Hold time, SCS to SCLK	1		ns
8	t _{L(SCS)}	Inactive time, SCS (between writes)	100		ns
9	t _{D(SDATO)}	Delay time, SCLK to SDATO (during read)		10	ns
	t _{SLEEP}	Wake time (SLEEPn inactive to high-side gate drive enabled)		1	ms
	t _{RESET}	Delay from power-up or RESETn high until serial interface functional		10	μS





Figure 1. Timing Diagram



6.7 Typical Characteristics





7 Detailed Description

7.1 Overview

The DRV8704 is a dual-brushed motor controller that uses external N-channel MOSFETs to drive two brushed DC motors.


Motor current can be accurately controlled using adaptive blanking time and various current decay modes, including an auto-mixed decay mode.

A simple PWM interface allows easy interfacing to controller circuits. A SPI serial interface is used to program the device operation. Output current (torque), gate drive settings, and decay mode are all programmable through a SPI serial interface.

Internal shutdown functions are provided for overcurrent protection, short-circuit protection, UVLO, and overtemperature. Fault conditions are indicated by a FAULTn pin, and each fault condition is reported by a dedicated bit through SPI.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 PWM Motor Drivers

The DRV8704 contains two H-bridge motor gate drivers with current-control PWM circuitry.

7.3.2 Direct PWM Input Mode (Dual Brushed DC Gate Driver)

In direct PWM input mode, the AIN1, AIN2, BIN1, and BIN2 directly control the state of the output drivers. This allows for driving up to two brushed DC motors. Table 1 shows the logic.

SLEEPn	xIN1	xIN2	xOUT1	xOUT2	DESCRIPTION
0	Х	Х	Hi-Z	Hi-Z	Sleep mode; H-bridge disabled Hi-Z
1	0	0	Hi-Z	Hi-Z	Coast; H-bridge disabled Hi-Z
1	0	1	L	н	Reverse (current xOUT2 \rightarrow xOUT1)
1	1	0	Н	L	Forward (current xOUT1 \rightarrow xOUT2)
1	1	1	L	L	Brake; low-side slow decay

Table 1. Output Control Logic Table

In direct PWM mode, the current control circuitry is still active. The full-scale VREF is set to 2.75 V. The TORQUE register may be used to scale this value, and the ISEN sense amplifier gain may still be set using the ISGAIN bits of the CTRL register.




Figure 8. Motor Driver Block Diagram



7.3.3 Current Regulation

The current through the motor windings is regulated by an adjustable fixed-off-time PWM current regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding and the magnitude of the back EMF present. Once the current hits the current chopping threshold, the bridge disables the current for a fixed period of time, which is programmable between 525 ns and 128 μ s by writing to the TOFF bits in the OFF register. After the off time expires, the bridge is re-enabled, starting another PWM cycle.

Note that the decay mode is set by DECMOD bits in the DECAY register. Slow, fast, mixed, or auto mixed decay modes are available.

The chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISENx pins, multiplied by the gain of the current sense amplifier, with a reference voltage. The current sense amplifier is programmable in the CTRL register.

When driving in PWM mode, the chopping current is calculated as follows:

 $I_{CHOP} = \frac{2.75 \text{ V} \times \text{TORQUE}}{256 \times \text{ISGAIN} \times \text{R}_{\text{ISENSE}}}$

where

- TORQUE is the setting of the TORQUE bits
- ISGAIN is the programmed gain of the ISENSE amplifiers (5, 10, 20, or 40).

(1)

7.3.4 Decay Modes

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in the diagram below as case 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. If the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in the diagram below as case 2.

In slow decay mode, winding current is recirculated by enabling both of the low-side FETs in the bridge. This is shown as case 3 in Figure 9.



DRV8704 SLVSD29-OCTOBER 2015

www.ti.com




Figure 9. Decay Mode Current

Figure 10. Decay Mode Comparison

The DRV8704 supports fast decay and slow decay modes. In addition it supports fixed mixed decay and auto mixed decay modes. Decay mode is selected by the DECMOD bits in the DECAY register.

Mixed decay mode begins as fast decay, but after a programmable period of time (set by the TDECAY bits in the DECAY register) switches to slow decay mode for the remainder of the fixed off time.

Auto mixed decay mode samples the current level at the end of the blanking time, and if the current is above the Itrip threshold, immediately changes the H-bridge to fast decay. During fast decay, the (negative) current is monitored, and when it falls below the Itrip threshold (and another blanking time has passed), the bridge is switched to slow decay. Once the fixed off time expires, a new cycle is started.

If the bridge is turned on and at the end of t_{BLANK} the current is below the Itrip threshold, the bridge remains on until the current reaches Itrip. Then slow decay is entered for the fixed off time, and a new cycle begins.

Refer to Figure 11.

The upper waveform shows the behavior if I < Itrip at the end of t_{BLANK} . This is a stable, slow decay mode of operation.

The lower waveform shows what happens when I > Itrip at the end of t_{BLANK} . Note that (at slow motor speeds, where back EMF is not significant), the current increase during the ON phase is the same magnitude as the current decrease in fast decay, since both times are controlled by t_{BLANK} , and the rate of change is the same (full VM is applied to the load inductance in both cases, but in opposite directions). In this case, the current will gradually be driven down until the peak current is just hitting Itrip at the end of the blanking time, after which some cycles will be slow decay, and some will be mixed decay.







Figure 11. Auto Mixed Decay

To accurately detect zero current, an internal offset has been intentionally placed in the zero current detection circuit. If an external filter is placed on the current sense resistor to the xISENN and xISENP pins, symmetry must be maintained. This means that any resistance between the bottom of the R_{ISENSE} resistor and xISENN must be matched by the same resistor value (1% tolerance) between the top of the R_{ISENSE} resistor and xISENP. Ensure a maximum resistance of 500 Ω . The capacitor value should be chosen such that the RC time constant is between 50 and 60 ns. Any external filtering on these pins is optional and not required for operation.







7.3.5 Blanking Time

After the current is enabled in an H-bridge, the voltage on the ISEN pin is ignored for a period of time before enabling the current sense circuitry. This blanking time is adjustable from 500 ns to 5.14 μ s, in 20-ns increments, by setting the TBLANK bits in the BLANK register. Note that the blanking time also sets the minimum drive time of the PWM.

The same blanking time is applied to the fast decay period in auto mixed decay mode. The PWM will ignore any transitions on Itrip after entering fast decay mode, until the blanking time has expired.

7.3.6 Gate Drivers


An internal charge pump circuit and pre-drivers inside the DRV8704 directly drive N-channel MOSFETs, which drive the motor current.

The peak drive current of the pre-drivers is adjustable by setting the bits in the DRIVE register. Peak source currents may be set to 50 mA, 100 mA, 150 mA, or 200 mA. The peak sink current is approximately 2× the peak source current. Adjusting the peak current will change the output slew rate, which also depends on the FET input capacitance and gate charge.

When changing the state of the output, the peak current is applied for a short period of time (t_{DRIVE}), to charge the gate capacitance. After this time, a weak current source is used to keep the gate at the desired state. When selecting the gate drive strength for a given external FET, the selected current must be high enough to fully charge and discharge the gate during the time when driven at full current, or excessive power will be dissipated in the FET.

During high-side turn-on, the low-side gate is pulled low. This prevents the gate-drain capacitance of the low-side FET from inducing turn-on.

The pre-driver circuits include enforcement of a dead time in analog circuitry, which prevents the high-side and low-side FETs from conducting at the same time. Additional dead time is added with digital delays. This delay can be selected by setting the DTIME bits in the CTRL register.








Figure 14. Gate Driver Source Capability




Figure 15. Gate Driver Sink Capability

7.3.7 Configuring Gate Drivers

IDRIVE and TDRIVE are selected based on the size of external FETs used. These registers need to be configured so that the FET gates are charged completely during TDRIVE. If IDRIVE and TDRIVE are chosen to be too low for a given FET, then the FET may not turn on completely. It is suggested to adjust these values insystem with the required external FETs and motors in order to determine the best possible setting for any application.

Note that TDRIVE will not increase the PWM time or change the PWM chopping frequency.

Copyright © 2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

(4)

In a system with capacitor charge Q and desired rise time RT, IDRIVE, and TDRIVE can be initially selected based on:

$$IDRIVE > \frac{Q}{RT}$$

$$TDRIVE > 2 \times RT$$
(2)
(3)

For best results, select the smallest IDRIVE and TDRIVE that meet the above conditions.

Example:

If the gate charge is 15 nC and the desired rise time is 400 ns, then select IDRIVEP = 50 mA, IDRIVEN = 100 mATDRIVEP = TDRIVEN = 1050 ns

7.3.8 External FET Selection

In a typical setup, the DRV8704 can support external FETs over 50 nC each. However, this capacity can be lower or higher based on the device operation. For an accurate calculation of FET driving capacity, use Equation 4.

$$Q < \frac{20 \text{ mA} \times (2 \times \text{DTIME} + \text{TBLANK} + \text{TOFF})}{4}$$

Example:

If a DTIME is set to 0 (410 ns), TBLANK is set to 0 (1 μ s), and TOFF is set to 0 (525 ns), then the DRV8704 will support Q < 11.5 nC FETs. (Please note that this is an absolute worst-case scenario with a PWM frequency about 430 kHz)

If a DTIME is set to 0 (410 ns), TBLANK is set to 0 (1 μ s), and TOFF is set to 0x14 (10 μ s), then the DRV8704 will support Q < 59 nC FETs (PWM frequency about 85 kHz).

If a DTIME is set to 0 (410 ns), TBLANK is set to 0 (1 μ s), and TOFF is set to 0x60 (48 μ s), then the DRV8704 will support Q < 249 nC FETs (PWM frequency about 20 kHz).

7.3.9 Protection Circuits

The DRV8704 is fully protected against undervoltage, overcurrent, and overtemperature events.

7.3.9.1 Overcurrent Protection (OCP)

Overcurrent is sensed by monitoring the voltage drop across the external FETs. If the voltage across a driven FET exceeds the value programmed by the OCPTH bits in the DRIVE register for more than the time period specified by the OCPDEG bits in the DRIVE register, an OCP event is recognized. During an OCP event, the H-bridge experiencing the OCP event is disabled. In addition, the corresponding xOCP bit in the STATUS register is set, and the FAULTn pin is driven low. The H-bridge (or H-bridges) will remain off, and the xOCP bit will remain set, until it is written to 0, or the device is reset.

7.3.9.2 Gate Driver Fault (PDF)

If excessive current is detected on the gate drive outputs (which would be indicative of a failed/shorted output FET or PCB fault), the H-bridge experiencing the fault is disabled, the xPDF bit in the STATUS register is set, and the FAULTn pin is driven low. The H-bridge will remain off, and the xPDF bit will remain set until it is written to 0, or the device is reset.

7.3.9.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled, the OTS bit in the STATUS register will be set, and the FAULTn pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume and the OTS bit will reset. The FAULTn pin will be released after operation has resumed.



7.3.9.4 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all FETs in the Hbridge will be disabled, the UVLO bit in the STATUS register will be set, and the FAULTn pin will be driven low. Operation will resume and the UVLO bit will reset when VM rises above the UVLO threshold. The FAULTn pin will be released after operation has resumed.

7.3.10 Serial Data Format

The serial data consists of a 16-bit serial write, with a read/write bit, 3 address bits and 12 data bits. The three address bits identify one of the registers defined in the register section above. To complete the read or write transaction, SCS must be set to a logic 0.

To write to a register, data is shifted in after the address as shown in the timing diagram below. The first bit at the beginning of the access must be logic low for a write operation.

scs _/	<u> </u>
SCLK1 _ 2 _ 3 _ 4 _ 5 _ 6 _ 7 _ 8 _ Note 1 9 _ 10 _ 11 _ 12 _ 13 _ 14 _ 15 _ 16	

Figure 16. Serial Write Operation

Data may be read from the registers through the SDATO pin. During a read operation, only the address is used form the SDATI pin; the data bits following are ignored. The first bit at the beginning of the access must be logic high for a read operation.




Figure 17. Serial Read Operation

7.4 Device Functional Modes

The DRV8704 is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled, the H-bridge FETs are disabled Hi-Z, and the V5 regulator is disabled. The DRV8704 is brought out of sleep mode automatically if nSLEEP is brought logic high.

If a '0' is written to the ENBL bit, the H-bridge outputs are disabled, but the internal logic will still be active.

	CONDITION	H-BRIDGE	CHARGE PUMP	SPI	V5			
Operating	8 V < VM < 52 V nSLEEP pin = 1 ENBL bit = 1	Operating	Operating	Operating	Operating			
Disabled	8 V < VM < 52 V nSLEEP pin = 1 ENBL bit = 0	Disabled	Operating	Operating	Operating			
Sleep mode	8 V < VM < 52 V nSLEEP pin = 0	Disabled	Disabled	Disabled	Disabled			
Fault encountered	Any fault condition met	Disabled	Depends on fault	Depends on fault	Depends on fault			

Table 2. Functional Modes

DRV8704 SLVSD29-OCTOBER 2015

7.5 Register Maps

7.5.1 Control Registers

The DRV8704 uses internal registers to control the operation of the motor. The registers are programmed by a serial SPI communications interface. At power-up or reset, the registers will be pre-loaded with default values as shown in Table 3.

Following is a map of the DRV8704 registers:

NAME	11	10	9	8	7	6	5	4	3	2	1	0		ADDRESS HEX	
CTRL	DTII	ME	IS	GAIN		Reserved ENBL				R/W	00				
TORQUE		Res	erved			TORQUE					R/W	01			
OFF		Reserved		PWMMODE		TOFF				R/W	02				
BLANK		Res	erved			TBLANK				TBLANK R/				R/W	03
DECAY	Reserved		DECMO	D				TC	DECAY				R/W	04	
RESERVED						R	eserved						R/W	05	
DRIVE	IDRIV	VEP	ID	RIVEN	TDR	TDRIVEP TDRIVEN OCPDEG OCPTH				R/W	06				
STATUS			Res	served			UVLO	BPDF	APDF	BOCP	AOCP	OTS	R/W	07	

Table 3. DRV8704 Register Map

Individual register contents are defined in the following sections.

7.5.1.1 CTRL Register (Address = 0x00h)

Table 4. CTRL Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
0	ENBL	1	R/W	1	0: Disable motor 1: Enable motor
7-1	Reserved	7	—	_	Reserved
9-8	ISGAIN	2	R/W	11	ISENSE amplifier gain set 00: Gain of 5 V/V 01: Gain of 10 V/V 10: Gain of 20 V/V 11: Gain of 40 V/V
11-10	DTIME	2	R/W	00	Dead time set 00: 410-ns dead time 01: 460-ns dead time 10: 670-ns dead time 11: 880-ns dead time

7.5.1.2 TORQUE Register (Address = 0x01h)

Table 5. TORQUE Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TORQUE	8	R/W	0xFFh	Sets full-scale output current for both H-bridges
11-8	Reserved	4	—	—	Reserved

7.5.1.3 OFF Register (Address = 0x02h)

Table 6. OFF Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TOFF	8	R/W	0x30h	Sets fixed off time, in increments of 525 ns 0x00h: 525 ns 0xFFh: 133.8 μs
8	PWMMODE	1	R/W	1	0: Do not write '0' to this register 1: PWM control mode
11-9	Reserved	3		—	Reserved



7.5.1.4 BLANK Register (Address = 0x03h)

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TBLANK	8	R/W	0x80h	Sets current trip blanking time, in increments of 21 ns 0x00h: 1.05 µs 0x32h: 1.05 µs 0x33h: 1.07 µs 0xFEh: 5.859 µs 0xFFh: 5.880 µs Also sets minimum on-time of PWM
11-8	Reserved	4		—	Reserved

Table 7. BLANK Register

7.5.1.5 DECAY Register (Address = 0x04h)

Table 8. DECAY Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TDECAY	8	R/W	0x10h	Sets mixed decay transition time, in increments of 525ns
10-8	DECMOD	3	R/W	000	000: Force slow decay at all times 001: Reserved 010: Force fast decay at all times 011: Use mixed decay at all times 100: Reserved 101: Use auto mixed decay at all times 110 – 111: Reserved
11	Reserved	1	—	_	Reserved

7.5.1.6 Reserved Register Address = 0x05h

Table 9. Reserved Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
11-0	Reserved	12	—	—	Reserved

7.5.1.7 DRIVE Register Address = 0x06h

Table 10. DRIVE Register

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
1-0	ОСРТН	2	R/W	01	OCP threshold 00: 250 mV 01: 500 mV 10: 750 mV 11: 1000 mV
3-2	OCPDEG	2	R/W	01	OCP deglitch time 00: 1.05 μs 01: 2.1 μs 10: 4.2 μs 11: 8.4 μs
5-4	TDRIVEN	2	R/W	10	Gate drive sink time 00: 263 ns 01: 525 ns 10: 1.05 μs 11: 2.10 μs

DRV8704 SLVSD29-OCTOBER 2015

www.ti.com

STRUMENTS

XAS

Table 10. DRIVE Register (continued)

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-6	TDRIVEP	2	R/W	10	Gate drive source time 00: 263 ns 01: 525 ns 10: 1.05 μs 11: 2.10 μs
9-8	IDRIVEN	2	R/W	11	Gate drive peak sink current 00: 100-mA peak (sink) 01: 200-mA peak (sink) 10: 300-mA peak (sink) 11: 400-mA peak (sink)
11-10	IDRIVEP	2	R/W	11	Gate drive peak source current 00: 50-mA peak (source) 01: 100-mA peak (source) 10: 150-mA peak (source) 11: 200-mA peak (source)

7.5.1.8 STATUS Register (Address = 0x07h)

DEFAULT DESCRIPTION BIT NAME SIZE R/W 0 OTS R 0 0: Normal operation 1 1: Device has entered overtemperature shutdown Write a '0' to this bit to clear the fault and resume operation Operation automatically resumes once temperature has fallen to safe levels 1 AOCP 1 R/W 0 0: Normal operation 1: Channel A overcurrent shutdown Write a '0' to this bit to clear the fault and resume operation 2 BOCP R/W 0 0: Normal operation 1 1: Channel B overcurrent shutdown Write a '0' to this bit to clear the fault and resume operation 3 APDF 1 R/W 0 0: Normal operation 1: Channel A predriver fault Write a '0' to this bit to clear the fault and resume operation BPDF 0: Normal operation 4 1 R/W 0 1: Channel B predriver fault Write a '0' to this bit to clear the fault and resume operation 0: Normal operation 5 UVLO 1 R 0 1: Undervoltage lockout Write a '0' to this bit to clear the fault and resume operation The UVLO bit cannot be cleared in sleep mode Operation automatically resumes once VM has risen 11-6 Reserved 5 Reserved _ _

Table 11. STATUS Register



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8704 is used in brushed DC motor control.

8.2 Typical Application

The following design procedure can be used to configure the DRV8704.




Figure 18. Dual Brushed-DC Motor Control



(5)

Typical Application (continued)

8.2.1 Design Requirements

Table 12 shows design input parameters for system design.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE							
Supply voltage	VM	24 V							
FET total gate charge ⁽¹⁾	Qg	41 nC (typically)							
FET gate-to-drain charge ⁽¹⁾	Q _{gd}	6.7 nC (typically)							
Target FET gate rise time	RT	20 to 100 ns							
Motor winding resistance	RL	400 mΩ							
Motor winding inductance	L	258 μH							
Target chopping current	I _{CHOP}	5.5 A							

Table 12 Design Parameters

(1) FET part number is CSD18540Q5B

8.2.2 Detailed Design Procedure

8.2.2.1 External FET Selection

The DRV8704 FET support is based on the charge pump capacity and output PWM frequency. For a quick calculation of FET driving capacity, use the following equations when drive and brake (slow decay) are the primary modes of operation:

$$Q_g < \frac{I_{VCP}}{2 \times f_{PWM}}$$

where

- f_{PWM} is the maximum desired PWM frequency to be applied to the DRV8704 inputs or the current chopping frequency, whichever is larger.
- I_{VCP} is the charge pump capacity, which is 20 mA.

The factor of two arises because there are two H-bridges present.

The current chopping frequency is at most:

$$f_{\mathsf{PWM}} < \frac{1}{t_{\mathsf{OFF}} + t_{\mathsf{BLANK}}}$$
(6)

Example:

If a system uses a maximum PWM frequency of 40 kHz, then the DRV8704 will support Q_g < 250 nC FETs.

If the application will require a forced fast decay (or alternating between drive and reverse drive), the maximum FET driving capacity is given by:

$$Q_{g} < \frac{I_{VCP}}{4 \times f_{PWM}}$$
⁽⁷⁾

8.2.2.2 IDRIVE Configuration

IDRIVE is selected based on the gate charge of the FETs. The IDRIVEx and TDRIVEx registers need to be configured so that the FET gates are charged completely during TDRIVE. If IDRIVE is chosen to be too low for a given FET, or if TDRIVE is less than the intended rise time, then the FET may not turn on completely. TI suggests to adjust these values in-system with the required external FETs and motor to determine the best possible setting for any application.

For FETs with a known gate-to-drain charge Q_{gd} and desired rise time RT, IDRIVE and TDRIVE can be selected based on:

$IDRIVE > \frac{Q_{gd}}{DT}$	
RT	(8)
$TDRIVE > 2 \times RT$	(9)

24 Submit Documentation Feedback



Example:

If the gate-to-drain charge is 5.9 nC, and the desired rise time is around 20 to 100 ns:

 $IDRIVE_1 = 6.7 \text{ nC} / 20 \text{ ns} = 335 \text{ mA}$ $IDRIVE_2 = 6.7 \text{ nC} / 100 \text{ ns} = 67 \text{ mA}$ Select IDRIVE between 67 and 335 mA. We select IDRIVEP as 200-mA source and IDRIVEP as 400-mA sink. We select TDRIVEN and TDRIVEP as 525 ns.

8.2.2.3 Current Chopping Configuration

The chopping current is set based on the sense resistor value, shunt amplifier gain set by the ISGAIN register, and the TORQUE register setting. The following is used to calculate the current:

 $I_{CHOP} = \frac{2.75 \text{ V} \times \text{TORQUE}}{256 \times \text{ISGAIN} \times \text{R}_{\text{ISENSE}}}$

(10)

Example:

If the desired chopping current is 5.5 A:

Set $R_{SENSE} = 100 \text{ m}\Omega$. Set ISGAIN to the 5 V/V setting. The TORQUE register can be (decimal) 255.

8.2.2.4 Decay Modes

The DRV8704 supports several different decay modes: slow decay, fast decay, mixed decay, and automatic mixed decay. The current through the motor windings is regulated using an adjustable fixed-time-off scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold (I_{TRIP}), the DRV8704 will place the winding in one of the decay modes for TOFF. After TOFF, a new drive phase starts.

8.2.2.5 Sense Resistor

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- Rated for high enough power
- Placed closely to the motor driver

The power dissipated by the sense resistor equals $I_{RMS}^2 \times R$. For example, if peak motor current is 3 A, RMS motor current is 2 A, and a 0.05- Ω sense resistor is used, the resistor will dissipate 2 A² × 0.05 Ω = 0.2 W. The power quickly increases with higher current levels.


Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.

DRV8704 SLVSD29-OCTOBER 2015 Texas Instruments

www.ti.com

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV8704 is designed to operate from an input voltage supply (VM) range between 8 and 52 V. A 0.01- μ F ceramic capacitor rated for VM must be placed as close to the DRV8704 as possible. In addition, a bulk capacitor must be included on VM.

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- · The power supply's capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 21. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

The VM terminal should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01 μ F rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component may be an electrolytic. The bulk capacitor should be placed to minimize the distance of the high-current path through the external FETs. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.1 μ F rated for VM is recommended. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 1 μ F rated for 16 V is recommended. Place this component as close to the pins as possible.

Bypass VINT to ground with a ceramic capacitor rated 6.3 V. Place this bypassing capacitor as close to the pin as possible.


Bypass V5 to ground with a ceramic capacitor rated 6.3 V. Place this bypassing capacitor as close to the pin as possible.


If desired, align the external NMOS FETs as shown on the next page to facilitate layout. Route the AOUT1, AOUT2, BOUT1, and BOUT2 nets to the motor windings.

Use separate traces to connect the xISENP and xISENN pins to the sense resistor terminals.



10.2 Layout Example







11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8704DCP	LIFEBUY	HTSSOP	DCP	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8704	
DRV8704DCPR	ACTIVE	HTSSOP	DCP	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8704	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are r	nominal
-----------------------	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8704DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8704DCPR	HTSSOP	DCP	38	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DRV8704DCP	DCP	HTSSOP	38	50	530	10.2	3600	3.5

GENERIC PACKAGE VIEW


PowerPAD TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

4.4 x 9.7, 0.5 mm pitch

DCP 38

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DCP0038A



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




DCP0038A

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




DCP0038A

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated