

LMH2191 Dual Channel 52 MHz Clock Tree Driver

Check for Samples: LMH2191

FEATURES

- One Input Clock, Two Output Clocks
- 1.8V Square Wave Clock Outputs
- Inverted Clock Outputs
- Independent Clock Requests
- High Isolation of Supply Noise to Clock Input
- High Output-to-Output Isolation
- Integrated 1.8V Low-Dropout Regulator
 - Low Output-Noise Voltage
 - 10 mA Load Current
- EMI Filtering
- Ultra Low Standby Current
- V_{BAT} Range = 2.5V to 5.5V
- 8-Bump DSBGA Package

APPLICATIONS


- Mobile Handsets
- Portable Equipment

Typical Application

DESCRIPTION

The LMH2191 is a dual-channel clock tree driver that supplies a digital system clock to peripherals in mobile handsets or other applications. It provides a solution to clocking issues such as limited drive capability for fanout or longer traces. It also provides protection of the master clock from varying loads and frequency pulling effects, isolation from noisy modules, and crosstalk isolation. It has very low phase noise which enables it to drive sensitive modules such as Wireless LAN and Bluetooth.

The LMH2191 can be clocked up to 52 MHz and has an independent clock request pin for each clock output which allows the peripheral to control the clock. It features an integrated LDO which provides an ultra low-noise voltage supply with 10 mA external load current which can be used to supply the TCXO or other clock source. The LMH2191 dual clock distributor is offered in a tiny 1.61 mm x 1.063 mm 8bump DSBGA package. Its small size and low supply current make it ideal for portable applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

	V _{BAT} - V _{SS}	-0.3V to 6V
Supply Voltage	LVCMOS port IO voltage	-0.3V to (V _{OUT} + 0.3V)
	Human Body Model	2000V
ESD Tolerance ⁽³⁾	Machine Model	200V
	Charge Device Model	1000V
Output Chart Circuit Duration (4)	LDO	infinite
Output Short Circuit Duration ⁽⁴⁾	Clock Output	infinite
For Soldering Information see http://ww	vw.ti.com/lit/SNOA549	
Storage Temperature Range		−65°C to 150°C
Junction Temperature ⁽⁵⁾		150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not specified. For specifications and the test conditions, see the Electrical Characteristics Tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human body model, applicable std. MIL-STD-883, Method 3015.7. Machine model, applicable std. JESD22–A115–A (ESD MM std of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22–C101–C. (ESD FICDM std. of JEDEC)

(4) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

OPERATING RATINGS⁽¹⁾

Supply Voltage (V _{BAT} - V _{SS})		2.5V to 5.5V
Innut Clock, SCLK, IN	Frequency	10 MHz to 52 MHz
Input Clock, SCLK_IN	Duty Cycle	45% to 55%
Temperature Range		-40°C to +85°C
Package Thermal Resistance $\theta_{JA}^{(2)}$		Board specification: 4LCELLPHONE
Package YFX		153 °C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not specified. For specifications and the test conditions, see the Electrical Characteristics Tables.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.



3.5 V ELECTRICAL CHARACTERISTICS⁽¹⁾

Unless otherwise specified, all limits are specified at $T_J = 25^{\circ}$ C, $V_{BAT} = 3.5$ V, $C_{BAT} = 1\mu$ F, $C_{OUT} = 2.2 \mu$ F⁽²⁾, $f_{SCLK IN} = 26$ MHz, $I_{OUT} = 1$ mA, **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition		Min ⁽³⁾	Typ ⁽⁴⁾	Max ⁽³⁾	Units
Supply Cu	rrent ⁽⁵⁾⁽⁶⁾						
I _{DD}	Supply Current	Active Mode SCLK_IN = both clock outputs togglin CLK1/2 = 0pF; I _{OUT} = 0m	g; C _{LOAD}		1.4	1.65 1.7	mA
		Active Mode SCLK_IN = both clock outputs togglin CLK1/2 = 33.5pF; I _{OUT} =	g; C _{LOAD} for		3.7	4.45 4.50	mA
		Active Mode SCLK_IN = 2 clock outputs toggling, C _L CLK1/2 = 0pF, I _{OUT} =0mA	_{OAD} for		1.9	2.15 2.25	mA
		Active Mode SCLK_IN = 2 clock outputs toggling, C _L CLK1/2 = 33.5 pF, I _{OUT} =0	OAD for		5	5.80 5.95	mA
		In shutdown. Input clock r CLK_REQ1/2=Low	not active.		0.1	1	μΑ
		In shutdown. Input clock t CLK_REQ1/2=Low	oggling.		0.1	1	uA
C _{PD}	Power Dissipation Capacitance per CLK output	C_{LOAD} for CLK1,2 = 0pF, respect to V _{OUT} = 1.8V	Defined with		20	23.0 24.0	pF
Clock Out	outs (CLK1/2) Figure 1, Figure 2						
t _{PD_LH}	Propagation Delay - Low to High	50% to 50%; $C_{LOAD} = 33 \text{ pF};$ measured	I on CLK1		6.1	10.5	
t _{PD_HL}	Propagation Delay - High to Low	50% to 50%; $C_{LOAD} = 33 \text{ pF};$ measured	I on CLK1		6.1	10.5	ns
t _{SKEW}	Skew Between Outputs (Either Edge)	CLK1 to CLK2. 50% to 50)%		1.5	3.1	
t _{RISE}	Rise Time ⁽⁷⁾	For C _L between 33.5 pF - 50 pF, 20% to 80%; typical value based on 40 pF load		2.1	3.7	5.9	
t _{FALL}	Fall Time ⁽⁷⁾	For C _L between 33.5 pF - 50 pF, 20% to 80%; typical value based on 40pF load		2	3.5	5	ns
CLK_DC	Output Clock Duty Cycle	For C _L between 33.5 pF -	50 pF	42	50	58	%
Jitter _{RMS}	Additive RMS period Jitter	f _{SCLK-IN} = 26 MHz, BW =	CLK1		95		fa
		100 Hz to 1MHz CLK2 110			fs		

- (1) Electrical Table values apply only for factory testing (ATE) conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) C_{BAT}, C_{OUT}: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- Limits are 100% production tested at 25°C. Limits over temperature range are specified through correlations using statistical quality (3) control (SQC) method.
- (4) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material. Supply current depends on switching frequency and load.
- (5)
- (6) Positive current is current flowing into the device.
- This parameter is specified by design and/or characterization and is not tested in production. (7)

Copyright © 2010-2013, Texas Instruments Incorporated

3.5 V ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)

Unless otherwise specified, all limits are specified at $T_J = 25^{\circ}C$, $V_{BAT} = 3.5V$, $C_{BAT} = 1\mu$ F, $C_{OUT} = 2.2 \mu$ F⁽²⁾, $f_{SCLK_{-IN}} = 26$ MHz, $I_{OUT} = 1$ mA, **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition		Min ⁽³⁾	Typ ⁽⁴⁾	Max ⁽³⁾	Units
CLK1	Additive Phase Noise	All outputs enabled at 26	f = 100 Hz		-128		
Phase Noise		MHz	f = 1 kHz		-144		-
110130			f = 10 kHz		-150		-
			f = 100 kHz		-160		1
			f = 1 MHz		-163		-
		All outputs enabled at	f = 100 Hz		-127		-
		19.2 MHz	f = 1 kHz		-146		-
			f = 10 kHz		-153		-
			f = 100 kHz		-161		-
			f = 1 MHz		-163		dD a /L I=
CLK2	Additive Phase Noise	All outputs enabled at 26	f = 100 Hz		-127		dBc/Hz
Phase Noise		MHz	f = 1 kHz		-142		
NOISE			f = 10 kHz		-148		
			f = 100 kHz		-160		
			f = 1 MHz		-162		-
		All outputs enabled at	f = 100 Hz		-129		
		19.2 MHz	f = 1 kHz		-144		
			f = 10 kHz		-151		
			f = 100 kHz		-163		
			f = 1 MHz		-164		
V _{OH}	CLK1/2 Output Voltage High Level	$I_{OH} = -2mA$ (equivalent or 800 Ω)	utput load	1.6			V
V _{ol}	CLK1/2 Output Voltage Low Level	$I_{OL} = 2mA$				0.2	
R _{OFF}	Ouput Impedance when disabled	with other output enabled enabled)	(LDO	grounded			
		Both outputs disabled (LE	O disabled)	(nd	-	
System Clo	ock Input (SCLK_IN)		,				
V _{I-pp}	SCLK_IN peak- to- peak input level ⁽⁷⁾	For duty cycle variation <	1%	0.6	1	1.8	V
IIH	Current into SCLK_IN pin (Input HIGH)	SCLK_IN = 1.8V, CLK_R	EQ1/2=Low		0	0.1	
I _{IL}	Current into SCLK_IN pin (Input LOW)	SCLK_IN = 0V, CLK_REC	Q1/2=Low	-0.1	0		μA
C _{IN}	Input Capacitance ⁽⁸⁾	CLK_REQ1/2=High			7.5	13	pF
R _{IN}	Input Resistance ⁽⁸⁾	CLK_REQ1/2=High see Application Note: Inp	ut Impedance		14	20	kΩ
Switching	Characteristics: System Clock Inp	ut			- <u>.</u>		
f _{SCLK_IN}	System Clock			10	26	52	MHz
CLK_DC	Input Clock Duty Cycle			45	50	55	%

(8) This parameter is specified by design and/or characterization and is not tested in production.

www.ti.com



www.ti.com

3.5 V ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)

Unless otherwise specified, all limits are specified at $T_J = 25^{\circ}C$, $V_{BAT} = 3.5V$, $C_{BAT} = 1\mu$ F, $C_{OUT} = 2.2 \ \mu$ F⁽²⁾, $f_{SCLK_{IN}} = 26 \ MHz$, I_{OUT} = 1mA, **Boldface** limits apply at the temperature extremes.


Symbol	Parameter	Condition	n	Min ⁽³⁾	Typ ⁽⁴⁾	Max ⁽³⁾	Units
Clock Req	uest Inputs (CLK_REQ1/2)						r
t _{SET}	Setup Time from CLK_REQx to SCLK_IN, to enable CLKx (Figure 3)			12	6.2		ns
V _{IH}	CLK_REQ1/2 logic HIGH input	$V_{BAT} = 2.5V$		1.4			
	level. (clock output = ON) ⁽⁹⁾	V _{BAT} = 3.5V		1.4			V
		V _{BAT} = 5.5V		1.4			
V _{IL}	CLK_REQ1/2 logic LOW input	V _{BAT} = 2.5V				0.4	
	level. (clock output = OFF)	V _{BAT} = 3.5V				0.4	V
		V _{BAT} = 5.5V				0.4	
I _{IH}	Current into CLK_REQ pin	V_{IH} = 1.8V, 200 k Ω pull c (Input HIGH)	lown resistor		8.5	14	μA
I _{IL}	Current into CLK_REQ pin	$V_{IL} = V_{SS}$, (Input LOW)		-0.2	0		μA
LDO							
V _{OUT}	Output Voltage	I _{OUT} = 1mA		1.73	1.8	1.88	V
I _{LOAD}	Load Current ⁽¹⁰⁾	V _{OUT} > 1.7V		0		10	mA
V _{DO}	Dropout Voltage ⁽¹¹⁾	I _{OUT} = 10 mA Vout=1.7V			125		mV
I _{SC}	Short Circuit Current Limit				300		mA
PSRR	Power Supply Rejection Ratio	V_{BAT} ripple = 200 mV _{PP} ,	f = 100 Hz		92		
		$I_{OUT} = 10 \text{ mA}$	f = 217.5 Hz		90		
			f = 1 kHz		78		
			f = 10 kHz		60		dB
			f = 100 kHz		50		
			f = 1 MHz		50		
			f = 3.25 MHz		42		
E _N	Output Noise Voltage ⁽¹²⁾	BW = 10 Hz to 100 kHz, CLK_REQ1/2=High, Inpu active	it clock not		18		μV _{RMS}
T _{SHTDWN}	Thermal Shutdown	Temperature			160		
		Hysteresis			20		°C
ΔV _{OUT}	Line Transient	V _{BAT} = 2.8V to 3.4V in 30 1mA) µs, I _{OUT} =	-1			
		V _{BAT} = 3.4V to 2.8V in 30 1mA) µs, I _{OUT} =			1	mV
	Load Transient	$I_{OUT} = 0$ mA to 10 mA in $^{\circ}$	10 µs	-15			m)/
		$I_{OUT} = 10 \text{ mA to 0mA in }$	$I_{OUT} = 10$ mA to 0mA in 10 µs			10	mV
	Overshoot on Startup					20	mV
R _{OUT}	DC Output Resistance				5		Ω
T _{ON}	Turn on Time	From rising edge of CLK of V _{OUT} (NOM)	_REQ1 to 95%		200	260 350	μs

(12) The noise figure is the noise of the LDO only; harmonics of the output clocks are excluded.


⁽⁹⁾ Clock Request Inputs can tolerate logic high input levels up to V_{BAT}.
(10) The device maintains stable, regulated output voltage without a load.
(11) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.



TIMING DIAGRAMS












Figure 3. Clock Request Timing Waveforms



Connection Diagram




Figure 4. 8-Bump DSBGA See YFX0008 Package


PIN DESCRIPTIONS

Pin	Pin Name	Port / Direction	Type ⁽¹⁾	Description
C1	SCLK_IN	Host	Input	Source Clock Input
A2	CLK1	Peripheral	Output	Clock Output 1
B2	CLK_REQ1	Peripheral	Input	Clock Request Input 1 Clock1 = ON at high level
D2	CLK2	Peripheral	Output	Clock Output 2
C2	CLK_REQ2	Peripheral	Input	Clock Request Input 2 Clock2 = ON at high level
A1	V _{BAT}	Battery / Input	Power	Power Supply
B1	Vout	LDO / Output	Power	Power Supply to Clock Source and clock outputs
D1	V _{SS}	Ground	Ground	Ground Pin

(1) I = Input, O = Output, I/O = Input / Output

FEXAS NSTRUMENTS

www.ti.com




Copyright © 2010-2013, Texas Instruments Incorporated





SNAS485D – JULY 2010–REVISED MAY 2013

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Unless otherwise specified, T_{A} = 25°C, V_{BAT} = 3.5V, $f_{\text{SCLK_IN}}$ = 26 MHz, C_{OUT} = 2.2 μF







CLK1 Pulse Response 10-50pF @ 26MHz








Figure 12.

Power Supply Rejection Ratio vs.



CLK1 Pulse Response 10-50pF @ 52MHz





SNAS485D-JULY 2010-REVISED MAY 2013

APPLICATION INFORMATION

The LMH2191 is a complete 52 MHz clocking conditioner and clock tree driver. The LMH2191 is used to supply a common clock to mobile phone peripherals such as Bluetooth, Wireless LAN, and/or Digital Video Broadcast-H (DVB-H). The high isolation between the clock outputs ensures that the peripherals don't disrupt each other. Its excellent phase noise characteristics prevent the clock quality from deteriorating. A typical LMH2191 setup is depicted in Figure 17.




Figure 17. LMH2191 Typical Application Schematic

The internal structure of the LMH2191 is depicted in the block diagram of Figure 18.



www.ti.com




Figure 18. Block Diagram

The LMH2191 clock distribution circuit is comprised of 3 blocks:

- Clock tree driver
- Clock request logic
- Low Dropout Regulator (LDO)

The clock tree driver provides a clean clock to 2 separately connected peripheral devices. Independent clock request inputs allow the peripheral to control when the particular clock should be enabled. Furthermore, both clock request inputs control the LDO output voltage, e.g., when both request inputs are low (no CLK1 and no CLK2 output required), the LDO voltage is disabled. The LDO provides a low-noise, high-PSRR supply voltage that enables low phase noise on the clock outputs, and low quiescent current for portable applications. It can also be used to supply the TCXO. The following sections provide a detailed description of each block.

CLOCK TREE DRIVER

The clock tree driver consists of one input that drives 2 outputs. It is supplied by a high-precision voltage regulator of 1.8V, the LDO. The Clock outputs are enabled when the appropriate Clock Request inputs are logic high.

Clock Tree Driver Input

The source clock input (SCLK_IN) is the input for the clock tree driver. This input has an internally connected coupling capacitor (C_{SERIES}) with a value of 33pF. In shutdown mode (when both CLK_REQ inputs are low), the input stage is completely switched off to prevent unnecessary power consumption when the source clock is still present.



www.ti.com

Due to the internal coupling capacitor, the clock signal is DC biased, since the coupling capacitor prevents the internal biasing of the input circuitry to be affected by the external DC voltage. Because of the coupling capacitor, the minimum clock frequency is 10 MHz. It is assumed that the input signal is a sine wave or a typical TCXO waveform (the signal from a TCXO has slow edges), enabling the control loop to adjust to a duty cycle of 50% if the input signal differs slightly from 50% duty cycle. The duty cycle is an important timing parameter for the peripheral equipment. The circuit that adjust the duty cycle is shown in Figure 19.




Figure 19. Clock Duty Cycle Regulation




Figure 20. Duty Cycle adjust levels

In order to achieve a duty cycle of 50%, the edges of the incoming clock signal (SCLK_IN) are used to move the switching point to the level that is needed to create the 50% duty cycle. The simplified input circuit consists of an inverter and a feedback resistor. Together with the input series capacitor of about 30 pF, the circuit creates a DC level depending on the duty cycle of the incoming clock signal. When the duty cycle is exactly 50%, the DC level is in the middle of the upper and lower pulse level. When the duty cycle differs from 50%, the DC level shifts slightly to maintain the duty cycle level at 50%. (See Duty Cycle adjust levels of Figure 20.) As explained above, the slow edges of the SCLK_IN signal are important to make the control loop work.

Input Impedance

The input impedance can be split up into two parts: the DC input resistance and the AC input impedance. Due to the used series capacitor in the input signal path the DC resistance is infinite. The AC input impedance is formed by the circuit drawn in Figure 19. This circuit consists of an inverter and a feedback resistor. A signal fed to the input pin is connected to the inverter input which has a high input impedance and is in parallel to the feedback resistor of 30 k Ω . The other pin of the feedback resistor is connected to the output of the inverter which means that the input current is higher than it would be if it were connected to a decoupled supply connection. For this reason the AC input resistance can be much lower than the connected feedback resistor of 30 k Ω . The input resistance is dependent on the amplitude of the input signal. When an input amplitude of 1.8V is used (the same amplitude as the output of the inverter), the input impedance is theoretical half the value of the feedback resistor. When the amplitude of the input signal lowers, the input resistance becomes lower too. With an input signal of $1V_{PP}$, the input impedance will be about 10 k Ω .

Clock Tree Driver Outputs

The LMH2191's clock tree driver outputs have a drive strength that make each output capable of driving a capacitive load up to 50 pF, together with a minimum of EMI. Further reduction of EMI is achieved by the inversion of the CLK2 output. (See Figure 21.) Both the drive strength and the capacitive load make the edges of the output pulse relative slow which is favorable for EMI reduction.






Figure 21. Clock Outputs

CLOCK REQUEST LOGIC

A clock request input is provided for each clock output. This allows the peripheral device to control when it wants to receive a clock. In case the application does not have clock request functionality, the CLKx_REQ can be hard wired to a logic high level to enable the clock output continuously. The clock request inputs have logic levels compatible with 1.8V logic, but can tolerate logic high levels up to V_{BAT} .




Figure 22. Enabling the output

The clock request logic enables an independent control of the clock tree driver outputs, CLK1 and CLK2, as well as an LDO disable when both request inputs are low.

The on and off switching of the clock output drivers is done synchronously with the clock input in order to prevent glitches at the clock output. For this the clock request signal is connected to the D input of a latch. The Q output of this latch enables the clock output driver (see Figure 22). For the CLK1 output the CLK input signal is connected via an inverter to the clock input of the latch. In this way the latch enables and disables the CLK1 output buffer on the falling edge of the clock signal. For the CLK2 output an extra inverter is inserted prior to the latch circuit, and the CLK2 output buffer is enabled and disabled on the rising edge of the clock input signal (equal to the falling edge of the CLK2 output signal).

LOW DROPOUT REGULATOR

The linear and Low-Dropout regulator (LDO) is used to regulate the input voltage, V_{BAT} , thus generating a welldefined ultra low noise 1.8V supply voltage. This allows the LMH2191 to suppress V_{BAT} supply voltage ripple and noise for the TCXO and the internal Clock Path. Voltage ripple and noise would distort clock edges causing extra phase noise on the distributed clock signal.

The LDO is powered up whenever a Clock Request is active; it supports overheating detection and will switch off in case overheating occurs. The recommended sequence for powering up the LDO is to raise a clock request to a high level with the supply already powered up. Thus the LDO stays in shutdown mode with sub μ A current consumption until an output clock is actually needed. The LDO will power up within the turn-on time of about 200 μ s (as specified in the data sheet tables). Alternatively, the clock request input can be hard wired to V_{BAT} which powers up the LDO simultaneously with V_{BAT}. A drawback is that the LDO and clock path (and if connected, the TCXO) will always draw current when V_{BAT} is powered up. Also, in this setup, care should be taken with supplies with an excessive long startup time of more than about 25 ms. Under this condition the LDO could exhibit excessive long turn-on delay (order of seconds.)

Copyright © 2010–2013, Texas Instruments Incorporated

SNAS485D-JULY 2010-REVISED MAY 2013

LAYOUT RECOMMENDATIONS

As with any other device, careful attention must be paid to the board layout. If the board isn't properly designed, the performance of the device can be less than desired. Care should be taken that the SCLK_IN input trace and the output traces of CLK1 and CLK2 are as short as possible to reduce extra capacitive load observed by the clock outputs. Also proper de-coupling close to the device is necessary. Table 1 depicts the advised component values. TI suggests to use the evaluation board, available from the Texas Instruments web site www.ti.com, as a guide for layout and as an aid in device testing and characterization.

Table 1. Recommended Component Values

Symbol	Parameter	Min	Тур	Max	Units
$C_{BAT}^{(1)}$	Capacitor on V _{BAT}	0.47	1		
C _{OUT} ⁽¹⁾	Capacitor on V _{OUT}	1	2.2		μF
ESR	Equivalent Series Resistance	5		500	mΩ

(1) C_{BAT}, C_{OUT}: Low-ESR Surface-Mount Ceramic Capacitors (MLCC's) used in setting electrical characteristics.



REVISION HISTORY

Cł	nanges from Revision C (April 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	14



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH2191TME/NOPB	ACTIVE	DSBGA	YFX	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5	Samples
LMH2191TMX/NOPB	ACTIVE	DSBGA	YFX	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH2191TME/NOPB	DSBGA	YFX	8	250	178.0	8.4	1.24	1.7	0.76	4.0	8.0	Q1
LMH2191TMX/NOPB	DSBGA	YFX	8	3000	178.0	8.4	1.24	1.7	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

31-Aug-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH2191TME/NOPB	DSBGA	YFX	8	250	208.0	191.0	35.0
LMH2191TMX/NOPB	DSBGA	YFX	8	3000	208.0	191.0	35.0


YFX0008



PACKAGE OUTLINE

DSBGA - 0.675 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




YFX0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.675 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).




YFX0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.675 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated