



LP8728D-Q1

#### SNVSA72-FEBRUARY 2015

# LP8728D-Q1 Quad-Output Step-Down DC-DC Converter

Technical

Documents

Sample &


Buy

#### 1 Features

- LP8728D-Q1 is an Automotive Grade Product that is AECQ-100 Grade 1 Qualified
- Four High Efficiency Step-Down DC-DC Converters:
  - 93% Peak Efficiency ( $V_{IN} = 5 \text{ V}, V_{OUT} = 3.3 \text{ V}$ )
  - Max Output Current 1 A
  - Forced PWM Operation
  - Soft-Start Control
  - V<sub>OUT1</sub> = 3.3 V
  - V<sub>OUT2</sub> = 1.25 V
  - V<sub>OUT3</sub> = 1.8 V or 2.65 V (pin selectable)</sub>
  - V<sub>OUT4</sub> = 1.8 V
- Separate Enable Inputs for each Converter Control
- Separate Power Good Outputs for each Converter
- Output Overcurrent and Input Overvoltage Protection
- **Overtemperature Protection**
- Undervoltage Lockout (UVLO) •

#### Applications 2

- FPGA. DSP Core Power
- **Processor Power for Mobile Devices**
- Peripheral I/O Power
- Automotive Safety Cameras
- Automotive Infotainment



### **Simplified Schematic**

### 3 Description

Tools &

Software

LP8728D-Q1 The is a quad-output Power Management Unit (PMU), optimized for low-power FPGAs, microprocessors, and DSPs for automotive applications. This device integrates four highly efficient step-down DC-DC converters into one package. Each converter has high current capability and separate controls which allows flexibility to use the device in multiple applications. All the converters operate above the AM band with a fixed 3.2-MHz switching frequency. The high-side switch turn-on time of each converter is phase shifted to minimize input current spikes.

Support &

Community


2.2

Protection features include output short-circuit protection, switch current limits, input overvoltage protection, input undervoltage lockout, and thermal shutdown functions. During start-up, the device controls the output slew rate to minimize output voltage overshoot and the input inrush current.

#### Device Information<sup>(1)</sup>

_						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
LP8728D-Q1	WQFN (28)	5.00 mm x 5.00 mm				

(1) For all available packages, see the orderable addendum at the end of the datasheet.



# Efficiency

Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	. 3
6	Spe	cifications	5
	6.1	Absolute Maximum Ratings	. 5
	6.2	ESD Ratings	. 5
	6.3	Recommended Operating Conditions	. 5
	6.4	Thermal Information	. 6
	6.5	Electrical Characteristics	. 6
	6.6	System Characteristics	. 7
	6.7	Typical Characteristics	. 8
7	Deta	ailed Description	10
	7.1	Overview	10
	7.2	Functional Block Diagram	10


	7.3	Feature Description	11
	7.4	Device Functional Modes	13
8	Арр	lication and Implementation	15
	8.1	Application Information	15
	8.2	Typical Application	15
9	Pow	er Supply Recommendations	17
10	Lay	out	18
	10.1	Layout Guidelines	18
	10.2	Layout Example	18
11	Dev	ice and Documentation Support	19
	11.1	Device Support	19
	11.2	Related Documentation	19
	11.3	Trademarks	19
	11.4	Electrostatic Discharge Caution	19
	11.5	Glossary	19
12		hanical, Packaging, and Orderable	19

# 4 Revision History

DATE	REVISION	NOTES
February 2015	*	Initial release.



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION	
NUMBER	NAME	ITFE''		
1	EN_B1	D/I	Enable Buck 1	
2	VIN_B1	Р	Positive power supply input for Buck 1	
3	SW_B1	Р	Switch node for Buck 1	
4	GND_B1	G	Power ground for Buck 1	
5	GND_B2	G	Power ground for Buck 2	
6	SW_B2	Р	Switch node for Buck 2	
7	VIN_B2	Р	Positive power supply input for Buck 2	
8	FB_B2	А	Feedback pin for Buck 2. Referenced against AGND.	
9	EN_B2	D/I	Enable Buck 2	
10	PG_B2	D/O	Open-drain Power Good output for Buck 2	
11	DEFSEL	D/I	Buck 3 output voltage selection pin	
12	PG_B3	D/O	Open-drain Power Good output for Buck 3	
13	EN_B3	D/I	Enable Buck 3	
14	FB_B3	А	Feedback pin for Buck 3. Referenced against AGND.	
15	VIN_B3	Р	Positive power supply input for Buck 3	
16	SW_B3	Р	Switch node for Buck 3	
17	GND_B3	G	Power ground for Buck 3	
18	GND_B4	G	Power ground for Buck 4	
19	SW_B4	Р	Switch node for Buck 4	

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, O: Output Pin, D/I: Digital Input, D/O: Digital Output.

LP8728D-Q1 SNVSA72 – FEBRUARY 2015

www.ti.com

Texas Instruments

## Pin Functions (continued)

	PIN	TYPE <sup>(1)</sup>	DECODIDITION	
NUMBER	NAME	ITPE.	DESCRIPTION	
20	VIN_B4	Р	Positive power supply input for Buck 4	
21	EN_B4	D/I	Enable Buck 4	
22	FB_B4	А	Feedback pin for Buck 4. Referenced against AGND.	
23	PG_B4	D/O	Open-drain Power Good output for Buck 4	
24	AGND	G	Analog ground	
25	BYP	A	Internal 1.8-V supply voltage capacitor pin. A ceramic low-ESR 1-µF capacitor should be connected from this pin to AGND. The BYP voltage is generated internally, do not supply or load this pin externally.	
26	AVDD	Р	Analog positive power supply pin (V <sub>IN</sub> level)	
27	PG_B1	D/O	Open-drain Power Good output for Buck 1	
28	FB_B1	А	Feedback pin for Buck 1. Referenced against AGND.	
DAP	Die Attachment Pad		Exposed die attachment pad should to be connected to GND plane with thermal vias to improve the thermal performance of the system.	

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Voltage on power pins (AVDD, VIN_Bx)	-0.3	6	V
V <sub>FB</sub>	Voltage on feedback pins (FB_Bx)	-0.3	6	V
V <sub>SW</sub>	Voltage on buck converter switch pins (SW_Bx)	(GND_Bx - 0.2 V) to (VIN_Bx +	0.2 V) with 6 V max	V
V <sub>DIG</sub>	Voltage on digital pins (PG_Bx, EN_Bx, DEFSEL)	(AGND - 0.2V) to (AVDD + 0.2	2 V) with 6 V max	V
V <sub>BYP</sub>	Voltage on BYP pin	-0.3	2	V
T <sub>J(MAX)</sub>	Maximum operating junction temperature <sup>(2)</sup>		150	°C
	Maximum lead temperature (Soldering)	See <sup>(3)</sup>		
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 150°C (typical) and disengages at T<sub>J</sub> = 130°C (typical).

(3) For detailed soldering specifications and information, please refer to Texas Instruments Application Note Leadless Leadframe Package (LLP) SNOA401.

### 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage on AVDD, VIN_B1, VIN_B2, VIN_B3 and VIN_B4 pins	4.5	5	5.5	V
T <sub>A</sub>	Operating ambient temperature <sup>(2)</sup>	-40		125	°C
C <sub>OUT</sub>	Effective output capacitance during operation. Min value over $T_A$ –40°C to 125°C.	5	10	12	μF
C <sub>IN</sub>	Effective input capacitance during operation. 4.5 V $\leq$ V <sub>IN_Bx</sub> $\leq$ 5.5 V. Min value over T <sub>A</sub> –40°C to 125°C.	2.5	10		μF
L	Effective inductance during operation Min value over $T_A$ –40°C to 125°C.	0.47	1.5	2	μF

(1) All voltage values are with respect to network ground terminal.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $(T_{A(max)})$  is dependent on the maximum operating junction temperature  $(T_{J(max)})$ , the maximum power dissipation of the device in the application  $(P_{D(max)})$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(R_{\theta JA})$ , as given by the following equation:  $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$ 

### 6.4 Thermal Information

		LP8728-Q1	
	THERMAL METRIC <sup>(1)</sup>	WQFN (RSG)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	37.7	
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	24.5	
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	10.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/vv
$\Psi_{JB}$	Junction-to-board characterization parameter	10.8	
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	2.7	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
Calculated using 4-layer standard JEDEC thermal test board with 5 thermal vias between the die attach pad in the first copper layer and second copper layer.

6.5 Electrical Characteristics<sup>(1)(2)</sup>

Unless otherwise noted,  $V_{IN} = 5$  V, typical values apply for  $T_A = 25^{\circ}$ C, and minimum/maximum limits apply over junction temperature range,  $T_J = -40^{\circ}$ C to  $125^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>SHDN</sub>	Shutdown supply current into power connections	EN_Bx = 0 V		1	6	μA
I <sub>OP</sub>	Operating current	All buck-converters active, $I_{OUT} = 0 \text{ mA}$		20		mA
LOGIC I	NPUTS (EN_Bx, DEFSEL)				÷	
V <sub>IL</sub>	Input low level				0.4	V
V <sub>IH</sub>	Input high level		1.6			V
R <sub>PD_DI</sub>	EN_Bx and DEFSEL internal pulldown resistance		300	520	820	kΩ
T <sub>H_MIN</sub>	Minimum EN_Bx high time			1		ms
T <sub>L_MIN</sub>	Minimum EN_Bx low time			10		μs
	OUTPUTS (PG_Bx)				·	
V <sub>OL</sub>	Output low level	I <sub>SINK</sub> = 3 mA			0.4	V
R <sub>PU</sub>	Recommended pullup resistor			10		kΩ
BUCK C	ONVERTERS				·	
V <sub>OUT1</sub>	Output voltage for Buck 1	Fixed voltage		3.3		V
V <sub>OUT2</sub>	Output voltage for Buck 2	Fixed voltage		1.25		V
V	Output voltage for Buck 3	DEFSEL = 1		2.65		V
V <sub>OUT3</sub>	Output voltage for Buck 3	DEFSEL = 0		1.8		v
V <sub>OUT4</sub>	Output voltage for Buck 4	Fixed voltage		1.8		V
V <sub>FB_Bx</sub>	Output voltage accuracy		-3%		3%	
	Line regulation	$4.5 \text{ V} \le \text{V}_{\text{IN}_{\text{Bx}}} \le 5.5 \text{ V}, \text{ I}_{\text{LOAD}} = 10 \text{ mA}$		3		mV
ΔV <sub>OUT</sub>	Load regulation	$V_{IN} = 5 \text{ V}, 100 \text{ mA} \le I_{LOAD} \le 900 \text{ mA}$		3		mV
I <sub>OUT</sub>	Output current	DC load $T_A = 25^{\circ}C$			1000	mA
f <sub>SW</sub>	Switching frequency		3.03	3.2	3.37	MHz
GBW	Gain bandwidth			300		kHz
I <sub>LIMITP</sub>	High-side switch current limit		1200	1500	1800	mA
I <sub>LIMITN</sub>	Low-side switch current limit	Reverse current		500		mA
R <sub>DSONP</sub>	Pin-pin resistance for PFET	I <sub>OUT</sub> = 200 mA		210	300	mΩ
R <sub>DSONN</sub>	Pin-pin resistance for NFET	I <sub>OUT</sub> = 200 mA		140	240	mΩ

(1) All voltage values are with respect to network ground terminal.

(2) Minimum (Min) and Maximum (Max) limits are specified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for Typ specifications are: V<sub>IN</sub> = 5 V and T<sub>J</sub> = 25°C.



## Electrical Characteristics<sup>(1)(2)</sup> (continued)

Unless otherwise noted, V<sub>IN</sub> = 5 V, typical values apply for T<sub>A</sub> = 25°C, and minimum/maximum limits apply over junction temperature range,  $T_J = -40^{\circ}C$  to 125°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>LK_SW</sub>	Switch pin leakage current	V <sub>OUT</sub> = 1.8V			1	μA
R <sub>PD_FB</sub>	Pulldown resistor from FB_Bx pin to GND	Only active when converter disabled. All limits apply for $T_A = 25^{\circ}C$	40	70	100	Ω
K <sub>RAMP</sub>	Slew rate control	DEFSEL from 0 to 1		10		mV/µs
T <sub>START</sub>	Start-up time	Time from first EN_Bx high to start of switching		420		μs
K <sub>START</sub>	Soft-start VOUT slew rate			18		mV/µs
VOLTAG	E MONITORING					
M	Power good threshold voltage	Power good threshold for voltage rising	93.5%	96%	98%	
V <sub>PG</sub>		Power good threshold for voltage falling	91%	93%	95%	
V <sub>OVP</sub>	Input overvoltage protection trigger point	Voltage monitored on AVDD Pin, voltage rising	5.5	5.7	5.9	V
011		Hysteresis		80		mV
V <sub>UVLO</sub>	Input undervoltage lockout (UVLO)	Voltage monitored on AVDD Pin, voltage falling		2.7		V
0.10	threshold.	Hysteresis		80		mV
THERMA	L SHUTDOWN AND MONITORING	· · · · · · · · · · · · · · · · · · ·				
TOD		Threshold, temperature rising		150		**
TSD	Thermal shutdown	Hysteresis		20		°C

# 6.6 System Characteristics<sup>(1)(2)(3)</sup>

Typical values apply for  $T_A = 25^{\circ}$ C. Unless otherwise noted,  $V_{IN} = 5$  V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔV <sub>OUT</sub>	Load transient response	$I_{OUT}$ 10% max load $\rightarrow$ 90% max load, 1- $\mu s$ load step		70		mV
	Load transient response	$I_{OUT}$ 90% max load $\rightarrow$ 10% max load, 1- $\mu s$ load step		70		mV
	Line transient response	$V_{IN\_Bx}$ stepping 4.5 V ↔ 5.5 V, t <sub>RISE</sub> = t <sub>FALL</sub> = 10 µs, I <sub>OUT</sub> = 400 mA		20		mV
V <sub>RIPPLE</sub>	Output voltage ripple	$C_{OUT}$ ESR = 10 m $\Omega$ , $I_{OUT}$ = 200 mA		10		mV <sub>PP</sub>
	Efficiency	V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 300 mA		94%		
η		V <sub>OUT</sub> = 2.65 V, I <sub>OUT</sub> = 300 mA		92%		
		V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 300 mA		89%		
		V <sub>OUT</sub> = 1.25 V, I <sub>OUT</sub> = 300 mA		85%		

All voltage values are with respect to network ground terminal. (1)

Minimum (Min) and Maximum (Max) limits are specified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but (2)do represent the most likely norm. Unless otherwise specified, conditions for Typ specifications are:  $V_{IN} = 5$  V and  $T_J = 25^{\circ}$ C. System Characteristics are highly dependent on external components and PCB layout. System Characteristics are verified using

(3)inductor type: TOKO MDT2520-CN1R5M, input and output capacitor type: MuRata GRM21BR71A106KE51L.

Submit Documentation Feedback


8

Copyright © 2015, Texas Instruments Incorporated

# SNVSA72-FEBRUARY 2015

## 6.7 Typical Characteristics

Unless otherwise noted,  $V_{IN} = 5 V$ ,  $T_A = 25^{\circ}C$ , inductor type: TOKO MDT2520-CN1R5M, input and output capacitor type: MuRata GRM21BR71A106KE51L.






www.ti.com



### **Typical Characteristics (continued)**

Unless otherwise noted,  $V_{IN} = 5 V$ ,  $T_A = 25^{\circ}C$ , inductor type: TOKO MDT2520-CN1R5M, input and output capacitor type: MuRata GRM21BR71A106KE51L.




# 7 Detailed Description

### 7.1 Overview

The LP8728D-Q1 has four integrated high-efficiency buck converters. Each buck converter has individual enable input and power good output pins. When the first enable pin is pulled high there is a 420-µs start-up delay when the device wakes up from the shutdown mode and all internal reference blocks are started up. Once reference blocks have settled, the corresponding buck converter turns on. Buck cores utilize the soft-start feature to limit the inrush current during start-up. Once a buck output reaches 96% (typical) of the desired output voltage, the power-good pin is pulled high (see Figure 9). When at least one buck core is active, the remaining buck converters will start up without any start-up delay.

If the output voltage drops below 93% (typical) of desired voltage due to, for example, an overload condition, the corresponding power-good pin is pulled low. The power-good signal is always held low for at least 50 ms. When the enable pin is pulled low, the corresponding buck converter's power good signals are set low, and the buck converter is instantly shut down. An output capacitor is then discharged through an internal 70- $\Omega$  (typical) pulldown resistor. The pulldown resistor is connected between buck feedback pin and ground and is only active when the enable pin is set low. When all enable signals are pulled low, the LP8728D-Q1 enters a low current shutdown mode.

### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Buck Information

The buck converters are operated in a forced PWM mode. Even with light load a minimum switching pulse is generated with every switching cycle. Each buck converter's high-side switch turn-on time is phase shifted to minimize the input current ripple (see Figure 20).

#### 7.3.1.1 Features

The following features are supported for all converters:

- Synchronous rectification
- Current mode feedback loop with PI compensator
- Forced PWM operation
- Soft start
- Power-good output
- Overvoltage comparator

In addition to the aforementioned features, Buck3 output voltage can be selected with the DEFSEL pin. If the DEFSEL pin is pulled low,  $V_{OUT3}$  is set to 1.8 V. If DEFSEL is pulled high,  $V_{OUT3}$  is set to 2.65 V.




Figure 9. Buck Converter Start-up And Shutdown

#### 7.3.2 Thermal Shutdown (TSD)

Thermal shutdown function shuts down all buck regulators if the device's junction temperature  $T_J$  rises above 150°C (typ.). All power-good signals are pulled low 5 ms before the buck regulators are shut down. Once  $T_J$  falls below 130°C (typical), the LP8728 will automatically start up the buck regulators. There is a 2-second safety delay included in the restart function. Buck regulators are not restarted until 2 seconds have elapsed after  $T_J$  falls below 130°C (typical). To minimize the inrush current during restarting, regulators are started in a Buck1  $\rightarrow$  Buck2  $\rightarrow$  Buck3  $\rightarrow$  Buck4 sequence. A 500-µs delay is included between each buck start-up.




Figure 10. TSD Timing Diagram

LP8728D-Q1

SNVSA72-FEBRUARY 2015

#### Feature Description (continued)

#### 7.3.3 Undervoltage Lockout (UVLO)

If input voltage drops below 2.7 V (typ.) the PG\_Bx pins are pulled low and the buck converters are shut down. (Figure 11). The PG\_Bx pins are always held low for at least 50 ms. The buck converters are restarted once the input voltage rises above UVLO level.

If a UVLO condition has lasted less than 50 ms, the PG\_Bx pins are released high once 50 ms has elapsed and corresponding output voltage has settled. If an overvoltage condition has lasted more than 50 ms, the PG\_Bx pins are released high once corresponding output voltage has settled.

Regulators are always restarted in a Buck1  $\rightarrow$  Buck2  $\rightarrow$  Buck3  $\rightarrow$  Buck4 sequence. A 500-µs delay is included between each buck start-up.





Figure 11. UVLO Operation

#### 7.3.4 Overvoltage Protection (OVP)

Overvoltage protection protects the device in case of an overvoltage condition. If input voltage exceeds 5.7 V (typical), all PG\_Bx pins are pulled low. the PG\_Bx pins are always held low for at least 50 ms. Once the PG\_Bx pins are pulled low, the system has 5 ms time to power down. After an overvoltage condition has lasted for 5 ms, all buck converters are shut down. The buck converters are restarted once input voltage falls below 5.62 V (typical). The buck converters are started in a Buck1  $\rightarrow$  Buck2  $\rightarrow$  Buck3  $\rightarrow$  Buck4 sequence. A 500-µs delay is included between each buck start-up.

If an overvoltage condition lasted more than 5 ms, but less than 50 ms, the PG\_Bx pins are released high once 50 ms has elapsed and the corresponding output voltage has settled (Figure 12).







#### Feature Description (continued)

If an overvoltage condition has lasted more than 50 ms, the power-good signals are released high once the corresponding output voltage has settled. Regulators are started in a buck1  $\rightarrow$  buck2  $\rightarrow$  buck3  $\rightarrow$  buck4 sequence. A 500-µs delay is included between each buck start-up (Figure 13). If an overvoltage condition has lasted less than 5 ms, the buck converters are not shut down. Even in this case the PG\_Bx pins are held low for 50 ms.

#### NOTE

Since the regulators are allowed to operate for 5 ms during overvoltage condition it is the system designer's responsibility to verify that input voltage doesn't exceed limits stated in *Absolute Maximum Ratings*. Exceeding these limits may cause permanent damage to the device.




Figure 13. OVP Duration More Than 50 ms

### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

When all EN\_Bx inputs are low, the device is in a Shutdown mode. This is a low-power mode when all buck-regulators and all internal blocks are disabled.

### 7.4.2 Active Mode

When the first enable pin is pulled high there is a 420-µs start-up delay when the device wakes up from the Shutdown; mode and all internal reference blocks are started up. Once the reference blocks have settled, the corresponding buck converter turns on. Buck cores utilize the soft-start feature to limit the inrush current during start-up. Once a buck output reaches 96% (typical) of the desired output voltage, the power-good pin is pulled high. When at least one buck converter is active device is in a Active mode. When device is in Active mode, the remaining buck converters will start up without any start-up delay when EN\_Bx pin is pulled high. When EN\_Bx pin is pulled high. When EN\_Bx pin is pulled high at least one buck converter will shut down. When all EN\_Bx pins are set low the device shuts down all internal reference blocks and enters Shutdown mode.

If output voltage of a buck regulator falls below 93% (typical) of desired voltage due to, for example, an overload condition, the corresponding power good pin is pulled low. Once the output voltage rises back above 96% (typical) of desired voltage power good pin is set back high. Power good signal is held low for at least 50 ms.

Copyright © 2015, Texas Instruments Incorporated

### **Device Functional Modes (continued)**

If OVP, or TSD fault occurs during normal operation, all power good pins are pulled low. Once fault condition has lasted for 5 ms all buck converters are shut down. In case of UVLO fault buck regulators are instantly shut down. Once fault condition has ended buck converters are restarted in a Buck1  $\rightarrow$  Buck2  $\rightarrow$  Buck3  $\rightarrow$  Buck4 power-up sequence. A 500-µs delay is included between each buck start-up. In case of TSD fault there is a 2-second safety delay before power-up sequence.




Figure 14. Device Functional Modes



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LP8728D-Q1 is a quad-output Power Management Unit (PMU), optimized for low-power FPGAs, microprocessors, and DSPs.

### 8.2 Typical Application

Figure 15 shows an example of a typical application. A microcontroller controls each buck converter with separate enable signals. All four power good signals are connected to a microcontroller with dedicated pullup resistors. If only one master power good signal is required all power good signals can be connected in parallel and pulled up with a single pullup resistor.  $V_{OUT3}$  output voltage can be selected with a DEFSEL input. If  $V_{OUT3}$  output voltage control is not required during operation, output voltage can be selected by connecting DEFSEL pin to VDDIO or to GND.




Figure 15. LP8728D-Q1 Typical Application Schematic

### **Typical Application (continued)**

#### 8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range (V <sub>IN</sub> )	4.5 V to 5.5 V				
Buck converter output current	1 A maximum				
Buck converter input capacitance	10 µF, 6.3 V				
Buck converter output capacitance	10 µF, 6.3 V				
Buck converter inductor	1.5 µH, 1.5 A				
AVDD pin bypass capacitor	1 μF, 6.3 V				
BYP pin bypass capacitor	1 µF, 6.3 V				

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Inductor

The four converters operate with 1.5-µH inductors. The inductor has to be selected based on the DC resistance and saturation current. The DC resistance of the inductor directly effects the efficiency of the converter. Therefore, an inductor with the lowest possible DC resistance should be selected for good efficiency. The inductor should have a saturation current rating equal or higher than the high-side switch current limit (1500 mA). To minimize radiated noise shielded inductor should be used. The inductor should be placed as close to the LP8728D-Q1 as possible, and the trace from the inductor to the buck converter switch pin needs to be wide enough to withstand the high switching currents.

#### 8.2.2.2 Input and Output Capacitors

Because buck converters have a discontinuous input current, a low equivalent series resistance (ESR) input capacitor is required for the best input-voltage filtering and to minimize interference with other circuits caused by high input voltage spikes. Each DC-DC converter requires a 10-µF ceramic input capacitor on its input pin VIN\_Bx. The input capacitor capacitance can be increased without any limit for better input voltage filtering. Voltage rating of the capacitors should be at least 10V. A small 100-nF capacitor can be used in parallel to minimize high-frequency interferences. Input capacitors should be placed as close to the VIN\_Bx pins as possible. Routing from input capacitor to VIN\_Bx pins should be done on top layer without using any vias.

An output capacitor with a typical value of 10 µF is recommended for each converter. Ceramic capacitors with low ESR value have lowest output voltage ripple and are recommended.

Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction with the increased applied DC voltage (DC bias effect). The capacitance value can fall below half of the nominal capacitance. This needs to be taken into consideration and, if necessary, use a capacitor with higher value or higher voltage rating.


COMPONENT	DESCRIPTION	VALUE	TYPE	EXAMPLE						
C <sub>IN_B1,2,3,4</sub>	Buck regulator input capacitor	10 µF	Ceramic, 10 V, X7R	MuRata, GRM21BR71A106KE51L						
C <sub>OUT_B1,2,3,4</sub>	Buck regulator output capacitor	10 µF	Ceramic, 10 V, X7R	MuRata, GRM21BR71A106KE51L						
C <sub>AVDD</sub>	AVDD pin input capacitor	1 µF	Ceramic, 10 V, X7R	MuRata, GRM188R71A105KA61D						
C <sub>BYP</sub>	Internal LDO bypass capacitor	1 µF	Ceramic, 10 V, X7R	MuRata, GRM188R71A105KA61D						
L <sub>SW1,2,3 4</sub>	Buck regulator inductor	1.5 µH	I <sub>SAT</sub> >1.5 A, DCR < 100 mΩ	TOKO MDT2520-CN1R5M						

Table 1. Recommended External Components



### 8.2.3 Application Performance Plots

Unless otherwise noted,  $V_{IN} = 5 V$ ,  $T_A = 25^{\circ}C$ , inductor type: TOKO MDT2520-CN1R5M, input and output capacitor type: MuRata GRM21BR71A106KE51L.



# 9 Power Supply Recommendations

The LP8728D-Q1 is designed to operate from an input voltage supply range between 4.5 V and 5.5 V. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

Copyright © 2015, Texas Instruments Incorporated

LP8728D-Q1 SNVSA72 – FEBRUARY 2015



### 10 Layout

#### **10.1 Layout Guidelines**

- AVDD and BYP pins must be bypassed to ground. 1-µF ceramic capacitor is recommended. Place the capacitors close to the AVDD, BYP, and AGND pins.
- AGND pin must be tied to the PCB ground plane. Use multiple vias to minimize the inductance.
- AVDD pin must be connected to PCB VIN plane. Use multiple vias to minimize the inductance.
- Place the buck converter input capacitors as close to the buck input voltage and buck ground pins as possible.
- Place the buck converter output capacitors and inductors so that the buck converter switching loops can be routed on top layer. Try to minimize the area of the switching loops.
- Keep the trace width from switch pin to inductor wide enough to withstand the switching currents. Avoid any excess copper on the switch node to minimize parasitic switch node capacitance.
- Connect the exposed thermal pad to ground plane with multiple thermal vias.
- Avoid routing digital signals directly under the switching loops to avoid interferences.

### 10.2 Layout Example




Figure 21. LP8728D-Q1 Layout Example



### **11** Device and Documentation Support

### **11.1 Device Support**

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Related Documentation

For related documentation see the following:

Texas Instruments Application Note 1187 Leadless Leadframe Package (LLP) (SNOA401).

See Using the LP8728EVM Evaluation Module (SNVU231) for more information about LP8728 evaluation module.

### 11.3 Trademarks

All trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP8728QSQX-D/NOPB	ACTIVE	WQFN	RSG	28	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	8728Q-D	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP8728QSQX-D/NOPB	WQFN	RSG	28	4500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Feb-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP8728QSQX-D/NOPB	WQFN	RSG	28	4500	367.0	367.0	35.0




### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated