



SBOS270C - AUGUST 2003 - REVISED AUGUST 2008

# Dual Wideband, High Output Current Operational Amplifier with Current Limit

# **FEATURES**

- WIDEBAND +12V OPERATION: 220MHz (G = +4)
- UNITY-GAIN STABLE: 250MHz (G = +1)
- HIGH OUTPUT CURRENT: 500mA
- OUTPUT VOLTAGE SWING: 10Vpp
- HIGH SLEW RATE: 2000V/µs
- LOW SUPPLY CURRENT: 18mA
- FLEXIBLE POWER CONTROL: SO-14 Only
- OUTPUT CURRENT LIMIT (±800mA)

# **APPLICATIONS**

- POWER LINE MODEM
- xDSL LINE DRIVERS
- CABLE MODEM DRIVERS
- MATCHED I/Q CHANNEL AMPLIFIERS
- BROADBAND VIDEO LINE DRIVERS
- ARB LINE DRIVERS
- HIGH CAP LOAD DRIVER

### **OPA2674 RELATED PRODUCTS**


SINGLES	DUALS	TRIPLES	NOTES
OPA691	OPA2691	OPA3691	Single +12V Capable
_	THS6042	_	±15V Capable
_	OPA2677	_	Single +12V Capable

# DESCRIPTION

The OPA2674 provides the high output current and low distortion required in emerging xDSL and Power Line Modem driver applications. Operating on a single +12V supply, the OPA2674 consumes a low 9mA/ch quiescent current to deliver a very high 500mA output current. This output current supports even the most demanding ADSL CPE requirements with > 380mA minimum output current (+25°C minimum value) with low harmonic distortion. Differential driver applications deliver < -85dBc distortion at the peak upstream power levels of full rate ADSL. The high 200MHz bandwidth also supports the most demanding VDSL line driver requirements.

Power control features are included in the SO-14 package version to allow system power to be minimized. Two logic control lines allow four quiescent power settings. These include full power, power cutback for short loops, idle state for no signal transmission but line match maintenance, and shutdown for power off with a high impedance output.

Specified on  $\pm 6V$  supplies (to support +12V operation), the OPA2674 will also support a single +5V or dual  $\pm 5V$  supply. Video applications will benefit from a very high output current to drive up to 10 parallel video loads (15 $\Omega$ ) with < 0.1%/0.1°dG/dP nonlinearity.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA2674	SO-8	D	-40°C to +85°C	OPA2674ID	OPA2674ID	Rails, 100
"	"	"	"	"	OPA2674IDR	Tape and Reel, 2500
OPA2674	SO-14	D	-40°C to +85°C	OPA2674I-14D	OPA2674F14D	Rails, 58
"	"	"	"	"	OPA2674I-14DR	Tape and Reel, 2500

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS(1)**

Power Supply
Internal Power Dissipation See Thermal Analysis
Differential Input Voltage±1.2V
Input Common-Mode Voltage Range ±VS
Storage Temperature Range: D, -14D
Lead Temperature (soldering, 10s)+300°C
Junction Temperature (T <sub>J</sub> ) +150°C
ESD Rating
Human Body Model (HBM) <sup>(2)</sup>
Charge Device Model (CDM)
Machine Model (MM)100V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Pins 2 and 6 on SO-8 package, and pins 1 and 7 on SO-14 package > 500V HBM.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PIN CONFIGURATIONS**





# ELECTRICAL CHARACTERISTICS: $V_S = \pm 6V$

Boldface limits are tested at +25°C.

At  $T_A = +25$ °C,  $A_1 = A_0 = 1$  (full power: for SO-14 only), G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted. See Figure 1 for AC performance only.

			OPA	A2674ID, OF	PA2674I-14E	)		
		TYP	N	/IIN/MAX O\	ER TEMPE	RATURE		
PARAMETER	TEST CONDITIONS	+25°C	+25°C(1)	0°C to +70°C(2)	-40°C to +85°C(2)	UNITS	MIN/ MAX	TEST LEVEL (3)
AC Performance (see Figure 1)								
Small-Signal Bandwidth (VO = 0.5Vpp)	$G = +1, R_F = 511\Omega$	250				MHz	typ	С
	$G = +2, R_F = 475\Omega$	225	170	165	160	MHz	min	В
	$G = +4, R_F = 402\Omega$	220	170	165	160	MHz	min	В
	$G = +8, R_F = 250\Omega$	260	200	195	190	MHz	min	В
Peaking at a Gain of +1	$G = +1, R_F = 511\Omega$	0.2				dB	typ	С
Bandwidth for 0.1dB Gain Flatness	$G = +4, V_O = 0.5V_{PP}$	100	40	35	30	MHz	min	В
Large-Signal Bandwidth	$G = +4, V_O = 5V_{PP}$	220	160	155	150	MHz	typ	С
Slew Rate	G = +4, 5V step	2000	1500	1450	1400	V/μs	min	В
Rise Time and Fall Time	$G = +4$ , $V_O = 2V$ step	1.6				ns	typ	С
Harmonic Distortion	$G = +4$ , $f = 5MHz$ , $V_O = 2V_{PP}$							
2nd-Harmonic	$R_L = 100\Omega$	-72	-68	-67	-66	dBc	max	В
	R <sub>L</sub> ≥ 500Ω	-82	-80	-79	-78	dBc	max	В
3rd-Harmonic	$R_1 = 100\Omega$	-81	-79	-78	-77	dBc	max	В
	R <sub>L</sub> ≥ 500Ω	-93	-91	-90	-89	dBc	max	В
Input Voltage Noise	f > 1MHz	2	2.6	2.9	3.1	nV/√Hz	max	В
Noninverting Input Current Noise	f > 1MHz	16	20	21	22	pA/√Hz	max	В
Inverting Input Current Noise	f > 1MHz	24	29	30	31	pA/√Hz	max	В
NTSC Differential Gain	NTSC, G = +2, $R_{I}$ = 150 $\Omega$	0.03				%	typ	С
	NTSC, G = +2, $R_1 = 37.5\Omega$	0.05				%	typ	С
NTCS Differential Phase	NTSC, G = +2, $R_L = 150\Omega$	0.01				deg	typ	С
	NTSC, G = +2, $R_{1} = 37.5\Omega$	0.04				deg	typ	С
Channel-to-Channel Crosstalk	f = 5MHz, Input-Referred	-92				dB	typ	С
DC Performance <sup>(4)</sup>								
Open-Loop Transimpedance Gain	$V_{O} = 0V, R_{L} = 100\Omega$	135	80	76	75	kΩ	min	Α
Input Offset Voltage	V <sub>CM</sub> = 0V	±1	±4.5	±5	±5.3	mV	max	Α
Offset Voltage Drift	V <sub>CM</sub> = 0V	±4	±10	±10	±12	μV/°C	max	В
Noninverting Input Bias Current	$V_{CM} = 0V$	±10	±30	±32	±35	μΑ	max	Α
Noninverting Input Bias Current Drift	V <sub>CM</sub> = 0V	±5	±50	±50	±75	nA/°C	max	В
Inverting Input Bias Current	V <sub>CM</sub> = 0V	±10	±35	±40	±45	μΑ	max	Α
Inverting Input Bias Current Drift	V <sub>CM</sub> = 0V	±10	±100	±100	±150	nA/°C	max	В
Input <sup>(4)</sup>								
Common-Mode Input Range (CMIR) <sup>(5)</sup>		±4.5	±4.1	±4.0	±4.0	V	min	Α
Common-Mode Rejection Ratio (CMRR)	V <sub>CM</sub> = 0V, Input-Referred	55	51	50	50	dB	min	A
Noninverting Input Impedance	CIVI 5 1, 11. P 21 1 1 2 1 2	250   2				kΩ   pF	typ	С
Minimum Inverting Input Resistance	Open-Loop	22	12			Ω	min	В
Maximum Inverting Input Resistance	Open-Loop	22	35			Ω	max	В
Output(4)								
Output Voltage Swing	No Load	±5.1	±4.9	±4.8	±4.7	V	min	А
- Calpat Voltago Offing	$R_{I} = 100\Omega$	±5.0	±4.8	±4.7	±4.5	V	min	A
	$R_L = 25\Omega$	±4.8		- 1.1		V	typ	C
Current Output	V <sub>O</sub> = 0	±500	±380	±350	±320	mA	min	A
Short-Circuit Current	V <sub>O</sub> = 0	±800				mA	typ	C
Closed-Loop Output Impedance	$G = +4$ , $f \le 100$ kHz	0.01				Ω	typ	C
Output <sup>(4)</sup> (SO-14 Only)	0 - 11,1 = 100M1Z	0.01					97	
	A4 4 A0 4 V- 0	1500	1200	1250	1220	A		_
Current Output at Full Power Current Output at Power Cutback	$A1 = 1$ , $A0 = 1$ , $V_O = 0$	±500	±380	±350	±320	mA mA	min	A
Current Output at Power Cutback Current Output at Idle Power	$A1 = 1, A0 = 0, V_O = 0$	±450	±350	±320	±300	mA mA	min	A
Ounent Output at fulle Power	$A1 = 0, A0 = 1, V_O = 0$	±100	± <b>60</b>	±55	±50	mA	min	Α

<sup>(1)</sup> Junction temperature = ambient for +25°C specifications.

<sup>(2)</sup> Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

<sup>(3)</sup> Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

<sup>(4)</sup> Current is considered positive out of node. V<sub>CM</sub> is the input common-mode voltage.

<sup>(5)</sup> Tested < 3dB below minimum CMRR specification at  $\pm$  CMIR limits.



Boldface limits are tested at +25°C.

At  $T_A = +25^{\circ}C$ ,  $A_1 = A_0 = 1$  (full power: for SO-14 only), G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted. See Figure 1 for AC performance only.

			OP	A2674ID, OF	PA2674I-14E	)		
		TYP	N	/IIN/MAX OV	ER TEMPE	RATURE		TEST
PARAMETER	TEST CONDITIONS	+25°C	+25°C(1)	0°C to +70°C(2)	-40°C to +85°C(2)	UNITS	MIN/ MAX	LEVEL (3)
Power Supply								
Specified Operating Voltage		±6				V	typ	С
Maximum Operating Voltage			±6.3	±6.3	±6.3	V	max	Α
Maximum Quiescent Current	$V_S = \pm 6V$ , Both Channels	18	18.6	18.8	19.2	mA	max	Α
Minimum Quiescent Current	$V_S = \pm 6V$ , Both Channels	18	17.4	16.5	16.0	mA	min	Α
Power-Supply Rejection Ratio (PSRR)	f = 100kHz, Input-Referred	56	51	49	48	dB	min	Α
Power Supply (SO-14 Only)								
Maximum Logic 0	A1, A0, $+V_S = +6V$	2.5	2.0	1.8	1.5	V	max	Α
Minimum Logic 1	A1, A0, $+V_S = +6V$	3.3	3.6	4.0	4.2	V	min	Α
Logic Input Current	A1 = 0V, A0 = 0V, Each Line	60	90	100	105	μΑ	max	Α
Supply Current at Full Power	A1 = 1, A0 = 1, Both Channels	18.0	18.6	18.8	19.2	mA	max	Α
Supply Current at Power Cutback	A1 = 1, $A0 = 0$ , Both Channels	13.3	14.2	14.4	14.8	mA	max	Α
Supply Current at Idle Power	A1 = 0, $A0 = 1$ , Both Channels	4.0	4.8	5.1	5.3	mA	max	Α
Supply Current at Shutdown	A1 = 0, $A0 = 0$ , Both Channels	1.0	1.3	1.4	1.5	mA	max	Α
Output Impedance in Idle Power	G = +4, f < 1MHz	0.1				Ω	typ	С
Output Impedance in Shutdown		100   4				kΩ   pF	typ	С
Supply Current Step Time	10% to 90% Change	200				ns	typ	С
Output Switching Glitch	Inputs at GND	±20				mV	typ	С
Shutdown Isolation	G = +4, $1MHz$ , $A1 = 0$ , $A0 = 0$	85				dB	typ	С
Thermal Characteristics								
Specification: ID, I-14D		-40 to +85				°C		
Thermal Resistance, $\theta_{JA}$	İ	İ	İ	İ	İ		İ	
ID SO-8	Junction-to-Ambient	125				°C/W	typ	С
I-14D SO-14		100	<u> </u>	<u> </u>	<u> </u>	°C/W	typ	С

<sup>(1)</sup> Junction temperature = ambient for +25°C specifications.

<sup>(2)</sup> Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

<sup>(3)</sup> Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

<sup>(4)</sup> Current is considered positive out of node. V<sub>CM</sub> is the input common-mode voltage.

<sup>(5)</sup> Tested < 3dB below minimum CMRR specification at  $\pm$  CMIR limits.



# ELECTRICAL CHARACTERISTICS: V<sub>S</sub> = +5V

Boldface limits are tested at +25°C.

At  $T_A = +25^{\circ}C$ ,  $A_1 = 1$ ,  $A_0 = 1$  (Full Power: for SO-14 only), G = +4,  $R_F = 453\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted. See Figure 3 for AC performance only.

			OPA	A2674ID, OF	PA2674I-14E	)		
		TYP	N	IIN/MAX OV	ER TEMPE	RATURE		TEST
PARAMETER	TEST CONDITIONS	+25°C	+25°C(1)	0°C to +70°C(2)	-40°C to +85°C(2)	UNITS	MIN/ MAX	LEVEL (3)
AC Performance (see Figure 3)								
Small-Signal Bandwidth (VO = 0.5VPP)	$G = +1, R_F = 536\Omega$	220				MHz	typ	С
( )	$G = +2, R_F = 511\Omega$	175	140	130	120	MHz	min	В
	$G = +4, R_F = 453\Omega$	168	130	126	120	MHz	min	В
	$G = +8, R_F = 332\Omega$	175	140	130	125	MHz	min	В
Peaking at a Gain of +1	$G = +1, R_F = 511\Omega$	0.6				dB	typ	С
Bandwidth for 0.1dB Gain Flatness	$G = +4, V_O = 0.5V_{PP}$	34	24	22	20	MHz	min	В
Large-Signal Bandwidth	$G = +4$ , $V_O = 5V_{PP}$	190	140	135	130	MHz	typ	С
Slew Rate	G = +4, 2V Step	900	650	625	600	V/μs	min	В
Rise Time and Fall Time	$G = +4$ , $V_O = 2V$ Step	2				ns	typ	С
Harmonic Distortion	$G = +4$ , $f = 5MHz$ , $V_O = 2Vpp$	0.5	00	00	04	-10-		_
2nd-Harmonic	$R_L = 100\Omega$	-65 -72	-63 -70	-62	-61 -68	dBc	max	B B
3rd-Harmonic	$R_L \ge 500\Omega$	-72 -72	-70 -70	-69 -69	-68	dBc dBc	max max	В
Sid-Haillionic	$R_L = 100\Omega$ $R_L \ge 500\Omega$	-72 -74	-70 -71	09  70	_69	dBc	max	В
Input Voltage Noise	f > 1MHz	2	2.6	2.9	3.1	nV/√Hz	max	В
Noninverting Input Current Noise	f > 1MHz	16	20	21	22	pA/√Hz	max	В
Inverting Input Current Noise	f > 1MHz	24	29	30	31	pA/√Hz	max	В
Channel-to-Channel Crosstalk	f = 5MHz, Input-Referred	-92	20			dB	typ	C
DC Performance <sup>(4)</sup>	. cim iz, input reserve						1717	
Open-Loop Transimpedance Gain	$V_{O} = 0V, R_{I} = 100\Omega$	110	72	70	68	kΩ	min	Α
Input Offset Voltage	V <sub>CM</sub> = 0V	±0.8	±3.5	±4.0	±4.3	mV	max	A
Offset Voltage Drift	V <sub>CM</sub> = 0V	±4	±10	±10	±12	μV/°C	max	В
Noninverting Input Bias Current	V <sub>CM</sub> = 0V	±10	±30	±32	±35	μΑ	max	A
Noninverting Input Bias Current Drift	V <sub>CM</sub> = 0V	±5	±50	±50	±75	nA/°C	max	В
Inverting Input Bias Current	V <sub>CM</sub> = 0V	±10	±35	±40	±45	μА	max	Α
Inverting Input Bias Current Drift	$V_{CM} = 0V$	±10	±100	±100	±150	nA/°C	max	В
Input								
Most Positive Input Voltage(5)		3.7	3.3	3.2	3.1	V	min	Α
Most Negative Input Voltage(5)		1.3	1.7	1.8	1.9	V	min	Α
Common-Mode Rejection Ratio (CMRR)	V <sub>CM</sub> = 2.5V, Input-Referred	53	49	48	47	dB	min	Α
Noninverting Input Impedance		250   2				kΩ   pF	typ	С
Minimum Inverting Input Resistance	Open-Loop	25	15			Ω	min	В
Maximum Inverting Input Resistance	Open-Loop	25	40			Ω	max	В
Output								
Most Positive Output Voltage	No Load	4.1	3.9	3.8	3.6	V	min	А
Moot Foolivo Output Vollago	$R_{I} = 100\Omega$	3.9	3.8	3.7	3.5	V	min	A
Most Negative Output Voltage	No Load	0.8	1.0	1.1	1.3	V	max	A
	$R_1 = 100\Omega$	1.0	1.1	1.2	1.5	V	max	Α
Current Output	V <sub>O</sub> = 0	±260	±200	±180	±160	mA	min	Α
Closed-Loop Output Impedance	$G = +4, f \le 100kHz$	0.02	<u> </u>			Ω	typ	С
Output (SO-14 Only)								
Current Output at Full Power	A1 = 1, A0 = 1, V <sub>O</sub> = 0	±260	±200	±180	±160	mA	min	Α
Current Output at Power Cutback	$A1 = 1, A0 = 0, V_O = 0$	±200	±160	±140	±120	mA	min	Α
Current Output at Idle Power	$A1 = 0, A0 = 1, V_{O} = 0$	±80	±50	±45	±40	mA	min	Α

<sup>(1)</sup> Junction temperature = ambient for  $+25^{\circ}$ C specifications.

<sup>(2)</sup> Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

<sup>(3)</sup> Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

<sup>(4)</sup> Current considered positive out of node. V<sub>CM</sub> is the input common-mode voltage.

<sup>(5)</sup> Tested < 3dB below minimum CMRR at min/max input ranges.



# ELECTRICAL CHARACTERISTICS: V<sub>S</sub> = +5V(continued)

Boldface limits are tested at +25°C.

At  $T_A = +25^{\circ}C$ ,  $A_1 = 1$ ,  $A_0 = 1$  (Full Power: for SO-14 only), G = +4,  $R_F = 453\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted. See Figure 3 for AC performance only.

			OP	A2674ID, OF	PA2674I-14E	)		
		TYP	N	/IN/MAX O\	/ER TEMPE	RATURE		TEST
PARAMETER	TEST CONDITIONS	+25°C	+25°C(1)	0°C to +70°C(2)	-40°C to +85°C(2)	UNITS	MIN/ MAX	LEVEL (3)
Power Supply (Single-Supply Mode)								
Specified Operating Voltage		+5				V	typ	С
Maximum Operating Voltage			12.6	12.6	12.6	V	max	Α
Maximum Quiescent Current	$V_S = +5V$ , Both Channels	13.6	14.8	15.2	15.6	mA	max	Α
Minimum Quiescent Current	$V_S = +5V$ , Both Channels	13.6	12	11.7	11.4	mA	min	Α
Power-Supply Rejection Ratio (PSRR)	f = 100kHz, Input-Referred	52				dB	typ	С
Power Control (SO-14 Only)								
Maximum Logic 0	A1, A0, $+V_S = +5V$	1.5	1.0	0.9	0.8	V	max	Α
Minimum Logic 1	A1, A0, $+V_S = +5V$	2.4	2.7	3.1	3.3	V	min	Α
Logic Input Current	A1 = 0V, A0 = 0V, Each Line	50	80	90	95	μΑ	max	Α
Supply Current at Full Power	A1 = 1, A0 = 1, Both Channels	13.8	14.8	15.2	15.6	mA	max	Α
Supply Current at Power Cutback	A1 = 1, $A0 = 0$ , Both Channels	10.2	10.8	11.1	11.4	mA	max	Α
Supply Current at Idle Power	A1 = 1, A0 = 1, Both Channels	3.0	3.2	3.5	3.8	mA	max	Α
Supply Current at Shutdown	A1 = 0, $A0 = 0$ , Both Channels	0.6	0.9	1.0	1.1	mA	max	Α
Output Impedance in Idle Power	G = +4, f = 1MHz					Ω	typ	С
Output Impedance in Shutdown		100   4				kΩ   pF	typ	С
Supply Current Step Time	10% to 90% Change	200				ns	typ	С
Output Switching Glitch	Inputs at GND	±20				mV	typ	С
Shutdown Isolation	G = +4, 1MHz, A1 = 0, A0 = 0	85				dB	typ	С
Thermal Characteristics							İ	
Specification: ID, I-14D		-40 to +85				°C		
Thermal Resistance, $\theta_{JA}$								
ID SO-8	Junction-to-Ambient	125				°C/W	typ	С
I-14D SO-14		100				°C/W	typ	С

<sup>(1)</sup> Junction temperature = ambient for +25°C specifications.

<sup>(2)</sup> Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

<sup>(3)</sup> Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.


<sup>(4)</sup> Current considered positive out of node. V<sub>CM</sub> is the input common-mode voltage.


<sup>(5)</sup> Tested < 3dB below minimum CMRR at min/max input ranges.





# TYPICAL CHARACTERISTICS: $V_S = \pm 6V$


At  $T_A = +25^{\circ}C$ , G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.





















At  $T_A = +25^{\circ}C$ , G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.





















At  $T_A = +25$ °C, G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.





















At  $T_A = +25^{\circ}C$ , G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.


















At  $T_A = +25^{\circ}C$ , G = +4,  $R_F = 402\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.











# TYPICAL CHARACTERISTICS: $V_S = \pm 6V$


At  $T_A = +25$ °C, Differential Gain = +9,  $R_F = 300\Omega$ , and  $R_L = 70\Omega$ , unless otherwise noted. See Figure 5 for AC performance only.




















# TYPICAL CHARACTERISTICS: V<sub>S</sub> = +5V


At  $T_A = +25$ °C, G = +4,  $R_F = 453\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.




















# TYPICAL CHARACTERISTICS: V<sub>S</sub> = +5V (continued)


At  $T_A = +25^{\circ}C$ , G = +4,  $R_F = 453\Omega$ , and  $R_L = 100\Omega$ , unless otherwise noted.




















# TYPICAL CHARACTERISTICS: V<sub>S</sub> = +5V


At  $T_A = +25$ °C, Differential Gain = +9,  $R_F = 316\Omega$ , and  $R_L = 70\Omega$ , unless otherwise noted.
















# **APPLICATION INFORMATION**

### WIDEBAND CURRENT-FEEDBACK OPERATION

The OPA2674 gives the exceptional AC performance of a wideband current-feedback op amp with a highly linear, high-power output stage. Requiring only 9mA/ch guiescent current, the OPA2674 swings to within 1V of either supply rail and delivers in excess of 380mA at room temperature. This low output headroom requirement, along with supply voltage independent biasing, gives remarkable single (+5V) supply operation. The OPA2674 delivers greater than 150MHz bandwidth driving a 2VPP output into  $100\Omega$  on a single +5V supply. Previous boosted output stage amplifiers typically suffer from very poor crossover distortion as the output current goes through zero. The OPA2674 achieves a comparable power gain with much better linearity. The primary advantage of a current-feedback op amp over a voltage-feedback op amp is that AC performance (bandwidth and distortion) is relatively independent of signal gain. Figure 1 shows the DC-coupled. gain of +4, dual power-supply circuit configuration used as the basis of the  $\pm 6V$  Electrical and Typical Characteristics. For test purposes, the input impedance is set to  $50\Omega$  with a resistor to ground and the output impedance is set to  $50\Omega$ with a series output resistor. Voltage swings reported in the electrical characteristics are taken directly at the input and output pins whereas load powers (dBm) are defined at a matched  $50\Omega$  load. For the circuit of Figure 1, the total effective load is  $100\Omega \parallel 535\Omega = 84\Omega$ .




Figure 1. DC-Coupled, G = +4, Bipolar Supply, Specification and Test Circuit

Figure 2 shows the DC-coupled, bipolar supply circuit inverting gain configuration used as the basis for the  $\pm 6V$  Electrical and Typical Characteristics. Key design considerations of the inverting configuration are developed in the Inverting Amplifier Operation discussion.




Figure 2. DC-Coupled, G = -4, Bipolar Supply, Specification and Test Circuit

Figure 3 shows the AC-coupled, gain of +4, single-supply circuit configuration used as the basis of the +5V Electrical and Typical Characteristics. Though not a rail-to-rail design, the OPA2674 requires minimal input and output voltage headroom compared to other wideband current-feedback op amps. It will deliver a 3V<sub>PP</sub> output swing on a single +5V supply with greater than 100MHz bandwidth. The key requirement of broadband single- supply operation is to maintain input and output signal swings within the usable voltage ranges at both the input and the output. The circuit of Figure 3 establishes an input midpoint bias using a simple resistive divider from the +5V supply (two  $806\Omega$ resistors). The input signal is then AC-coupled into this midpoint voltage bias. The input voltage can swing to within 1.3V of either supply pin, giving a 2.4V<sub>PP</sub> input signal range centered between the supply pins. The input impedance matching resistor (57.6 $\Omega$ ) used for testing is adjusted to give a  $50\Omega$  input match when the parallel combination of the biasing divider network is included. The gain resistor (R<sub>G</sub>) is AC-coupled, giving the circuit a DC gain of +1-which puts the input DC bias voltage (2.5V) on the output as well. The feedback resistor value is adjusted from the bipolar supply condition to re-optimize for a flat frequency response in +5V, gain of +4, operation. Again, on a single +5V supply, the output voltage can swing to within 1V of either supply pin while delivering more than 200mA output current. A demanding  $100\Omega$  load to a midpoint bias is used in this characterization circuit. The new output stage used in the OPA2674 can deliver large bipolar output currents into this midpoint load with minimal crossover distortion, as shown by the +5V supply, harmonic distortion plots in the Typical Characteristics charts.






Figure 3. AC-Coupled, G = +4, Single-Supply, Specification and Test Circuit

The last configuration used as the basis of the +5V Electrical and Typical Characteristics is shown in Figure 4. Design considerations for this inverting, bipolar supply configuration are covered either in single-supply configuration (as shown in Figure 3) or in the Inverting Amplifier Operation discussion.




Figure 4. AC-Coupled, G = -4, Single-Supply, Specification and Test Circuit

### SINGLE-SUPPLY ADSL UPSTREAM DRIVER

Figure 5 shows a single-supply ADSL upstream driver. The dual OPA2674 is configured as a differential gain stage to provide signal drive to the primary of the transformer (here, a step-up transformer with a turns ratio of 1:1.7). The main advantage of this configuration is the reduction of even-order harmonic distortion products. Anoth-

er important advantage for ADSL is that each amplifier needs only half of the total output swing required to drive the load.




Figure 5. Single-Supply ADSL Upstream Driver

The analog front-end (AFE) signal is AC-coupled to the driver and the noninverting input of each amplifier is biased to the mid-supply voltage (in this case, +6V). Furthermore, by providing the proper biasing to the amplifier, this scheme also provides high-pass filtering with a corner frequency set here at 5kHz. As the upstream signal bandwidth starts at 26kHz, this high-pass filter does not generate any problems and has the advantage of filtering out unwanted lower frequencies.

The input signal is amplified with a gain set by the following equation:

$$G_{D} = 1 + \frac{2 \times R_{F}}{R_{G}} \tag{1}$$

With  $R_F=324\Omega$  and  $R_G=82.5\Omega$ , the gain for this differential amplifier is 8.85. This gain boosts the AFE signal, assumed to be a maximum of  $2V_{PP}$ , to a maximum of  $17.7V_{PP}$ .

Refer to the Setting Resistor Values to Optimize Bandwidth section for a discussion on which feedback resistor value to choose.

The two back-termination resistors (17.4 $\Omega$  each) added at each input of the transformer make the impedance of the modem match the impedance of the phone line, and also provide a means of detecting the received signal for the receiver. The value of these resistors (R<sub>M</sub>) is a function of the line impedance and the transformer turns ratio (n), given by the following equation:

$$R_{M} = \frac{Z_{LINE}}{2n^{2}} \tag{2}$$



### **OPA2674 HDSL2 UPSTREAM DRIVER**

Figure 6 shows an HDSL2 implementation of a singlesupply driver.




Figure 6. HDSL2 Upstream Driver

The two designs differ by the values of the matching impedance, the load impedance, and the ratio turns of the transformers. All of these differences are reflected in the higher peak current and thus, the higher maximum power dissipation in the output of the driver.

#### LINE DRIVER HEADROOM MODEL

The first step in a driver design is to compute the peak-topeak output voltage from the target specifications. This is done using the following equations:

$$P_{L} = 10 \times \log \frac{V_{RMS}^{2}}{(1mW) \times R_{L}}$$
 (3)

With  $P_L$  power and  $V_{RMS}$  voltage at the load, and  $R_L$  load impedance, this gives:

$$V_{RMS} = \sqrt{(1mW) \times R_L \times 10^{\frac{P_L}{10}}}$$
 (4)

$$V_P = CrestFactor \times V_{RMS} = CF \times V_{RMS}$$
 (5)

with V<sub>P</sub> peak voltage at the load and CF Crest Factor;

$$V_{LPP} = 2 \times CF \times V_{RMS}$$
 (6)

with V<sub>I PP</sub>: peak-to-peak voltage at the load.

Consolidating Equations 3 through 6 allows the required peak-to-peak voltage at the load function of the crest factor, the load impedance, and the power in the load to be expressed. Thus:

$$V_{LPP} = 2 \times CF \times \sqrt{(1mW) \times R_L \times 10^{\frac{P_L}{10}}}$$
 (7)

This V<sub>LPP</sub> is usually computed for a nominal line impedance and may be taken as a fixed design target.

The next step for the driver is to compute the individual amplifier output voltage and currents as a function of  $V_{PP}$  on the line and transformer turns ratio. As the turns ratio changes, the minimum allowed supply voltage also changes. The peak current in the amplifier is given by:

$$\pm I_{P} = \frac{1}{2} \times \frac{2 \times V_{LPP}}{n} \times \frac{1}{4R_{M}}$$
 (8)

With  $V_{LPP}$  defined in Equation 7 and  $R_M$  defined in Equation 2. The peak current is computed in Figure 7 by noting that the total load is  $4R_M$  and that the peak current is half of the peak-to-peak calculated using  $V_{LPP}$ .




Figure 7. Driver Peak Output Model

With the required output voltage and current versus turns ratio set, an output stage headroom model will allow the required supply voltage versus turns ratio to be developed.

The headroom model (see Figure 8) can be described with the following set of equations:

First, as available output voltage for each amplifier:

$$V_{OPP} = V_{CC} - (V_1 + V_2) - I_P \times (R_1 + R_2)$$
 (9)

Or, second, as required single-supply voltage:

$$V_{CC} = V_{OPP} + (V_1 + V_2) + I_P \times (R_1 + R_2)$$
 (10)

The minimum supply voltage for a power and load requirement is given by Equation 10.






Figure 8. Line Driver Headroom Model

Table 1 gives  $V_1$ ,  $V_2$ ,  $R_1$ , and  $R_2$  for both +12V and +5V operation of the OPA2674.

Table 1. Line Driver Headroom Model Values

	v <sub>1</sub>	R <sub>1</sub>	V <sub>2</sub>	R <sub>2</sub>
+5V	0.9V	5Ω	0.8V	5Ω
+12V	0.9V	2Ω	0.9V	2Ω

# TOTAL DRIVER POWER FOR xDSL APPLICATIONS

The total internal power dissipation for the OPA2674 in an xDSL line driver application will be the sum of the quiescent power and the output stage power. The OPA2674 holds a relatively constant quiescent current versus supply voltage—giving a power contribution that is simply the quiescent current times the supply voltage used (the supply voltage will be greater than the solution given in Equation 10). The total output stage power may be computed with reference to Figure 9.




Figure 9. Output Stage Power Model

The two output stages used to drive the load of Figure 7 can be seen as an H-Bridge in Figure 9. The average current drawn from the supply into this H-Bridge and load will

be the peak current in the load given by Equation 8 divided by the crest factor (CF) for the xDSL modulation. This total power from the supply is then reduced by the power in  $R_T$  to leave the power dissipated internal to the drivers in the four output stage transistors. That power is simply the target line power used in Equation 2 plus the power lost in the matching elements ( $R_{\rm M}$ ). In the examples here, a perfect match is targeted giving the same power in the matching elements as in the load. The output stage power is then set by Equation 11.

$$P_{OUT} = \frac{I_{P}}{C_{F}} \times V_{CC} - 2P_{L}$$
 (11)

The total amplifier power is then:

$$P_{TOT} = I_{q} \times V_{CC} + \frac{I_{P}}{C_{F}} \times V_{CC} - 2P_{L}$$
 (12)

For the ADSL CPE upstream driver design of Figure 5, the peak current is 128mA for a signal that requires a crest factor of 5.33 with a target line power of 13dBm into  $100\Omega$  (20mW). With a typical quiescent current of 18mA and a nominal supply voltage of +12V, the total internal power dissipation for the solution of Figure 5 will be:

$$P_{TOT} = 18\text{mA}(12\text{V}) + \frac{128\text{mA}}{5.33}(12\text{V}) - 2(20\text{mW}) = 464\text{mW}$$

# **DESIGN-IN TOOLS**

### **DEMONSTRATION FIXTURES**

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA2674 in its two package options. Both of these are offered free of charge as unpopulated PCBs, delivered with a user's guide. The summary information for these fixtures is shown in Table 2.

Table 2. Demonstration Fixtures by Package

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA2674ID	SO-8	DEM-OPA-SO-2A	SBOU003
OPA2674I-14D	SO-14	DEM-OPA-SO-2D	SBOU002

The demonstration fixtures can be requested at the Texas Instruments web site (www.ti.com) through the OPA2674 product folder.

# MACROMODELS AND APPLICATIONS SUPPORT

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA2674 is available through the



TI web site (www.ti.com). This model does a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions, but does not do as well in predicting the harmonic distortion or dG/dP characteristics. This model does not attempt to distinguish between the package types in small-signal AC performance, nor does it attempt to simulate channel-to- channel coupling.

# OPERATING SUGGESTIONS

# SETTING RESISTOR VALUES TO OPTIMIZE BANDWIDTH

A current-feedback op amp such as the OPA2674 can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor values, which are shown in the Typical Characteristics; the small-signal bandwidth decreases only slightly with increasing gain. These characteristic curves also show that the feedback resistor is changed for each gain setting. The resistor values on the inverting side of the circuit for a current-feedback op amp can be treated as frequency response compensation elements, whereas the ratios set the signal gain. Figure 10 shows the small-signal frequency response analysis circuit for the OPA2674.




Figure 10. Current-Feedback Transfer Function
Analysis Circuit

The key elements of this current-feedback op amp model are:

 $\alpha = \text{buffer gain from the noninverting input to the inverting input}$ 

R<sub>I</sub> = buffer output impedance

IFRR = feedback error current signal

Z(s) = frequency dependent open-loop transimpedance gain from  $I_{ERR}$  to  $V_O$ 

$$NG = NoiseGain = 1 + \frac{R_F}{R_G}$$

The buffer gain is typically very close to 1.00 and is normally neglected from signal gain considerations. This gain, however, sets the CMRR for a single op amp differential amplifier configuration. For a buffer gain of  $\alpha$  < 1.0, the CMRR =  $-20 \cdot \log(1 - \alpha)$ dB.

 $R_{I}$ , the buffer output impedance, is a critical portion of the bandwidth control equation. The OPA2674 inverting output impedance is typically  $22\Omega$ .

A current-feedback op amp senses an error current in the inverting node (as opposed to a differential input error voltage for a voltage-feedback op amp) and passes this on to the output through an internal frequency dependent transimpedance gain. The Typical Characteristics show this open-loop transimpedance response, which is analogous to the open-loop voltage gain curve for a voltage-feedback op amp. Developing the transfer function for the circuit of Figure 10 gives Equation 14:

$$\frac{V_{O}}{V_{I}} = \frac{\alpha \left(1 + \frac{R_{F}}{R_{G}}\right)}{1 + \frac{R_{F} + R_{I}\left(1 + \frac{R_{F}}{R_{G}}\right)}{Z(s)}} = \frac{\alpha \times NG}{1 + \frac{R_{F} + R_{I} \times NG}{Z(s)}}$$
(14)

This is written in a loop-gain analysis format, where the errors arising from a non-infinite open-loop gain are shown in the denominator. If Z(s) were infinite over all frequencies, the denominator of Equation 14 reduces to 1 and the ideal desired signal gain shown in the numerator is achieved. The fraction in the denominator of Equation 14 determines the frequency response. Equation 15 shows this as the loop-gain equation:

$$\frac{Z(s)}{R_F + R_I \times NG} = LoopGain$$
 (15)

If  $20 \log(R_F + NG \times R_I)$  is drawn on top of the open-loop transimpedance plot, the difference between the two would be the loop gain at a given frequency. Eventually, Z(s) rolls off to equal the denominator of Equation 15, at which point the loop gain has reduced to 1 (and the curves have intersected). This point of equality is where the amplifier closed-loop frequency response given by Equation 14 starts to roll off, and is exactly analogous to the frequency at which the noise gain equals the open-loop voltage gain for a voltage-feedback op amp. The difference here is that the total impedance in the denominator of Equation 15 may be controlled somewhat separately from the desired signal gain (or NG). The OPA2674 is internally compensated to give a maximally flat frequency response for  $R_F = 402\Omega$  at NG = 4 on  $\pm 6V$  supplies. Evaluating the denomi-



nator of Equation 15 (which is the feedback transimpedance) gives an optimal target of 490 $\Omega$ . As the signal gain changes, the contribution of the NG  $\times$  R<sub>I</sub> term in the feedback transimpedance changes, but the total can be held constant by adjusting R<sub>F</sub>. Equation 16 gives an approximate equation for optimum R<sub>F</sub> over signal gain:

$$R_F = 490 - NG \times R_I \tag{16}$$

As the desired signal gain increases, this equation eventually suggests a negative  $R_{\text{F}}.$  A somewhat subjective limit to this adjustment can also be set by holding  $R_{\text{G}}$  to a minimum value of  $20\Omega.$  Lower values load both the buffer stage at the input and the output stage if  $R_{\text{F}}$  gets too low—actually decreasing the bandwidth. Figure 11 shows the recommended  $R_{\text{F}}$  versus NG for both  $\pm 6\text{V}$  and a single +5V operation. The values for  $R_{\text{F}}$  versus gain shown here are approximately equal to the values used to generate the Typical Characteristics. They differ in that the optimized values used in the Typical Characteristics are also correcting for board parasitic not considered in the simplified analysis leading to Equation 16. The values shown in Figure 11 give a good starting point for designs where bandwidth optimization is desired.




Figure 11. Feedback Resistor vs Noise Gain

The total impedance going into the inverting input may be used to adjust the closed-loop signal bandwidth. Inserting a series resistor between the inverting input and the summing junction increases the feedback impedance (the denominator of Equation 15), decreasing the bandwidth. The internal buffer output impedance for the OPA2674 is slightly influenced by the source impedance coming from of the noninverting input terminal. High-source resistors also have the effect of increasing  $R_{\rm I}$ , decreasing the bandwidth. For those single-supply applications that develop a midpoint bias at the noninverting input through high valued resistors, the decoupling capacitor is essential for power-supply ripple rejection, noninverting input noise current shunting, and to minimize the high-frequency value for  $R_{\rm I}$  in Figure 10.

### INVERTING AMPLIFIER OPERATION

As the OPA2674 is a general-purpose, wideband current-feedback op amp, most of the familiar op amp application circuits are available to the designer. Those dual op amp applications that require considerable flexibility in the feedback element (for example, integrators, transimpedance, and some filters) should consider a unity-gain stable, voltage-feedback amplifier such as the OPA2822, because the feedback resistor is the compensation element for a current-feedback op amp. Wideband inverting operation (and especially summing) is particularly suited to the OPA2674. Figure 12 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration.




Figure 12. Inverting Gain of -4 with Impedance Matching

In the inverting configuration, two key design considerations must be noted. First, the gain resistor ( $R_{\rm G}$ ) becomes part of the signal source input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PCB trace, or other transmission line conductor), it is normally necessary to add an additional matching resistor to ground.  $R_{\rm G}$ , by itself, normally is not set to the required input impedance since its value, along with the desired gain, will determine an  $R_{\rm F}$ , which may be nonoptimal from a frequency response standpoint. The total input impedance for the source becomes the parallel combination of  $R_{\rm G}$  and  $R_{\rm M}$ .

The second major consideration is that the signal source impedance becomes part of the noise gain equation and has a slight effect on the bandwidth through Equation 15. The values shown in Figure 12 have accounted for this by slightly decreasing  $R_{\text{F}}$  (from the optimum values) to reoptimize the bandwidth for the noise gain of Figure 12 (NG = 3.98). In the example of Figure 12, the  $R_{\text{M}}$  value combines in parallel with the external  $50\Omega$  source impedance, yielding an effective driving impedance of  $50\Omega$  ||  $102\Omega$  =



 $33.5\Omega$ . This impedance is added in series with R<sub>G</sub> for calculating the noise gain—which gives NG = 3.98. This value, and the inverting input impedance of  $22\Omega$ , are inserted into Equation 16 to get the R<sub>F</sub> that appears in Figure 12. Note that the noninverting input in this bipolar supply inverting application is connected directly to ground.

It is often suggested that an additional resistor be connected to ground on the noninverting input to achieve bias current error cancellation at the output. The input bias currents for a current-feedback op amp are not generally matched in either magnitude or polarity. Connecting a resistor to ground on the noninverting input of the OPA2674 in the circuit of Figure 12 actually provides additional gain for that input bias and noise currents, but does not decrease the output DC error because the input bias currents are not matched.

#### **OUTPUT CURRENT AND VOLTAGE**

The OPA2674 provides output voltage and current capabilities that are unsurpassed in a low-cost dual monolithic op amp. Under no-load conditions at 25°C, the output voltage typically swings closer than 1V to either supply rail; the tested (+25°C) swing limit is within 1.1V of either rail. Into a  $6\Omega$  load (the minimum tested load), it delivers more than  $\pm 380$ mA.

The specifications described previously, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage times current (or V-I product) that is more relevant to circuit operation. Refer to the Output Voltage and Current Limitations plot in the Typical Characteristics (see page 9). The X and Y axes of this graph show the zero-voltage output current limit and the zero-current output voltage limit, respectively. The four quadrants give a more detailed view of the OPA2674 output drive capabilities, noting that the graph is bounded by a safe operating area of 1W maximum internal power dissipation (in this case, for one channel only). Superimposing resistor load lines onto the plot shows that the OPA2674 can drive  $\pm 4V$  into  $10\Omega$  or  $\pm 4.5V$  into  $25\Omega$  without exceeding the output capabilities or the 1W dissipation limit. A  $100\Omega$  load line (the standard test circuit load) shows the full ±5.0V output swing capability, as stated in the Electrical Characteristics tables. The minimum specified output voltage and current over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the Electrical Characteristics tables. As the output transistors deliver power, the junction temperatures increase, decreasing the V<sub>BF</sub>s (increasing the available output voltage swing), and increasing the current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

### **DRIVING CAPACITIVE LOADS**

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an analog-to-digital (A/D) converter—including additional external capacitance that may be recommended to improve the A/D converter linearity. A high-speed, high open-loop gain amplifier like the OPA2674 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested.

When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This does not eliminate the pole from the loop response, but rather shifts it and adds a zero at a higher freguency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability. The Typical Characteristics show the Recommended RS vs Capacitive Load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA2674. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA2674 output pin (see the Board Layout Guidelines section).

### **DISTORTION PERFORMANCE**

The OPA2674 provides good distortion performance into a  $100\Omega$  load on  $\pm 6V$  supplies. It also provides exceptional performance into lighter loads and/or operating on a single +5V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic dominates the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network—in the noninverting configuration (see Figure 1), this is the sum of  $R_F + R_G$ ; in the inverting configuration, it is  $R_F$ . Also, providing an additional supply decoupling capacitor  $(0.01\mu F)$  between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing directly increases harmonic distortion. The Typical Characteristics show the 2nd-harmonic increasing at a little less than the expected 2x rate, whereas the 3rd-harmonic increases at a little less than the expected 3x rate. Where the test power doubles, the difference between it and the



2nd-harmonic decreases less than the expected 6dB, whereas the difference between it and the 3rd-harmonic decreases by less than the expected 12dB. This factor also shows up in the 2-tone, 3rd-order intermodulation spurious (IM3) response curves. The 3rd-order spurious levels are extremely low at low-output power levels. The output stage continues to hold them low even as the fundamental power reaches very high levels. As the Typical Characteristics show, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For two tones centered at 20MHz, with 10dBm/tone into a matched  $50\Omega$ load (that is, 2VPP for each tone at the load, which requires 8V<sub>PP</sub> for the overall 2-tone envelope at the output pin), the Typical Characteristics show 67dBc difference between the test-tone power and the 3rd-order intermodulation spurious levels. This exceptional performance improves further when operating at lower frequencies.

### NOISE PERFORMANCE

Wideband current-feedback op amps generally have a higher output noise than comparable voltage-feedback op amps. The OPA2674 offers an excellent balance between voltage and current noise terms to achieve low output noise. The inverting current noise  $(24pA/\sqrt{Hz})$  is lower than earlier solutions whereas the input voltage noise (2.0nV/\sqrt{ Hz) is lower than most unity-gain stable, wideband voltage-feedback op amps. This low input voltage noise is achieved at the price of higher noninverting input current noise (16pA/ $\sqrt{\text{Hz}}$ ). As long as the AC source impedance from the noninverting node is less than  $100\Omega$ , this current noise does not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give low output noise under a wide variety of operating conditions. Figure 13 shows the op amp noise analysis model with all noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/VHz or pA/√Hz.

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 17 shows the general form for the output noise voltage using the terms given in Figure 13.

$$\mathsf{E}_{\mathsf{O}} = \sqrt{\left(\mathsf{E}_{\mathsf{NI}}^{2} + \left(\mathsf{I}_{\mathsf{BN}} \times \mathsf{R}_{\mathsf{S}}\right)^{2} + 4\mathsf{kTR}_{\mathsf{S}} + \left(\mathsf{I}_{\mathsf{BI}} \times \mathsf{R}_{\mathsf{F}}\right)^{2} + 4\mathsf{kTR}_{\mathsf{F}}\mathsf{NG}\right)} \tag{17}$$




Figure 13. Op Amp Noise Analysis Model

Dividing this expression by the noise gain (NG =  $(1 + R_F/R_G)$ ) gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 18.

$$\mathsf{E}_{\mathsf{N}} = \sqrt{\left(\mathsf{E}_{\mathsf{N}\mathsf{I}}^2 + \left(\mathsf{I}_{\mathsf{B}\mathsf{N}} \times \mathsf{R}_{\mathsf{S}}\right)^2 + 4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{S}} + \left(\frac{\mathsf{I}_{\mathsf{B}\mathsf{I}} \times \mathsf{R}_{\mathsf{F}}}{\mathsf{N}\mathsf{G}}\right)^2 + \frac{4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{F}}}{\mathsf{N}\mathsf{G}}\right)}$$
(18)

Evaluating these two equations for the OPA2674 circuit and component values of Figure 1 gives a total output spot noise voltage of 14.3nV/ $\sqrt{\text{Hz}}$  and a total equivalent input spot noise voltage of 3.6nV/ $\sqrt{\text{Hz}}$ . This total input-referred spot noise voltage is higher than the 2.0nV/ $\sqrt{\text{Hz}}$  specification for the op amp voltage noise alone. This reflects the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high-gain configurations (as suggested previously), the total input-referred voltage noise given by Equation 18 approaches just the 2.0nV/ $\sqrt{\text{Hz}}$  of the op amp. For example, going to a gain of +10 using R<sub>F</sub> = 298 $\Omega$  gives a total input-referred noise of 2.3nV/ $\sqrt{\text{Hz}}$ .

### DIFFERENTIAL NOISE PERFORMANCE

As the OPA2674 is used as a differential driver in xDSL applications, it is important to analyze the noise in such a configuration. See Figure 14 for the op amp noise model for the differential configuration.






Figure 14. Differential Op Amp Noise Analysis Model

As a reminder, the differential gain is expressed as:

$$G_{D} = 1 + \frac{2 \times R_{F}}{R_{G}} \tag{19}$$

The output noise voltage can be expressed as shown below:

$$\mathbf{e_O}^2 = \sqrt{2 \times \mathbf{G_D}^2 \times \left(\mathbf{e_N}^2 + \left(\mathbf{i_N} \times \mathbf{R_S}\right)^2 + 4 \text{kTR}_S\right) + 2 \left(\mathbf{i_l} \mathbf{R_F}\right)^2 + 2 \left(4 \text{kTR}_F \mathbf{G}_D\right)}$$

Dividing this expression by the differential noise gain  $G_D = (1 + 2R_F/R_G)$  gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 21.

$$e_{N} = \sqrt{2 \times \left(e_{N}^{2} + \left(i_{N} \times R_{S}\right)^{2} + 4kTR_{S}\right) + 2\left(i_{I}\frac{R_{F}}{G_{D}}\right)^{2} + 2\left(\frac{4kTR_{F}}{G_{D}}\right)}$$

Evaluating this equation for the OPA2674 circuit and component values of Figure 5 gives a total output spot noise voltage of  $31.0 \text{nV}/\sqrt{\text{Hz}}$  and a total equivalent input spot noise voltage of  $3.5 \text{nV}/\sqrt{\text{Hz}}$ .

In order to minimize the noise contributed by  $I_N$ , it is recommended to keep the noninverting source impedance as low as possible.

### DC ACCURACY AND OFFSET CONTROL

A current-feedback op amp such as the OPA2674 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate DC accuracy. The Electrical Characteristics show an input offset voltage comparable to high-speed, voltage-feedback amplifiers; however, the two input bias currents are somewhat higher and are unmatched. While bias current cancellation techniques are very effective with most voltage-feedback op amps, they do not generally reduce the output DC offset for wideband current-feedback op amps. Because the two input bias currents are unrelated in both magnitude and polarity, matching the input source impedance to reduce error contribution to the output is ineffective. Evaluating the configuration of Figure 1, using worst-case +25°C input offset voltage and the two input bias currents, gives a worst-case output offset range equal to:

$$\begin{split} V_{OS} = & \pm (NG \times V_{IO(MAX)}) \pm (I_{BN} \times R_S/2 \times NG) \pm (I_{BI} \times R_F) \\ \text{where NG} = & \text{noninverting signal gain} \end{split}$$

$$= \pm (4 \times 4.5 \text{mV}) \pm (30 \mu \text{A} \times 25 \Omega \times 4) \pm (402 \Omega \times 35 \mu \text{A})$$

$$= \pm 18$$
mV  $\pm 3$ mV  $\pm 14$ mV

 $V_{OS} = \pm 35.0 \text{mV} \text{ (max at } 25^{\circ}\text{C)}$ 

### **POWER CONTROL OPERATION (SO-14 ONLY)**

The OPA2674I-14D provides a power control feature that may be used to reduce system power. The four modes of operation for this power control feature are full-power, power cutback, idle state, and power shutdown. These four operating modes are set through two logic lines A0 and A1. Table 3 shows the different modes of operation.

**Table 3. Power Control Mode of Operation** 

MODE OF OPERATION	A1	A0
Full-Power	1	1
Power Cutback	1	0
Idle State	0	1
Shutdown	0	0

The full-power mode is used for normal operating condition. The power cutback mode brings the quiescent power to 13.5mA. The idle state mode keeps a low output impedance but reduces output power and bandwidth. The shutdown mode has a high output impedance as well as the lowest quiescent power (1.0mA).

If the A0 and A1 pins are left unconnected, the OPA2674I-14D operates normally (full-power).

To change the power mode, the control pins (either A0 or A1) must be asserted low. This logic control is referenced to the positive supply, as shown in the simplified circuit of Figure 15.






Figure 15. Supply Power Control Circuit

The shutdown feature for the OPA2674 is a positive-supply referenced, current-controlled interface. Open-collector (or drain) interfaces are most effective, as long as the controlling logic can sustain the resulting voltage (in open mode) that appears at the A0 or A1 pins. The A0/A1 pin voltage is one diode below the positive supply voltage applied to the OPA2674 if the logic interface is open. For voltage output logic interfaces, the on/off voltage levels described in the Electrical Characteristics apply only for either the +6V used for the ±6V specifications or the +5V for the single-supply specifications. An open-drain interface is recommended to operate the A1 and A0 pins using a higher positive supply and/or logic families with inadequate high-level voltage swings.

### THERMAL ANALYSIS

Due to the high output power capability of the OPA2674, heat-sinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature sets the maximum allowed internal power dissipation, described below. In no case should the maximum junction temperature be allowed to exceed 150°C.

Operating junction temperature (T<sub>J</sub>) is given by  $T_A + P_D \times \theta_{JA}$ . The total internal power dissipation (P<sub>D</sub>) is the sum of quiescent power (P<sub>DQ</sub>) and additional power dissipation in the output stage (P<sub>DL</sub>) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the part. P<sub>DL</sub> depends on the required output signal and load. Using the example power calculation for the ADSL CPE line driver concluded in Equation 13, and a worst-case analysis at +70°C ambient, the maximum internal junction temperature for the SO-8 package will be:

 $T_{J MAX} = T_{AMBIENT} + P_{MAX} \times 125^{\circ}C/W$ 

 $T_{J MAX} = 70^{\circ}C + ((12V \times 18.8mA) + 12V \times 128mA/(5.33) - 40mW) \times 125^{\circ}C/W = 129^{\circ}C$ 

This maximum junction temperature is well below the maximum of 150°C but may exceed system design targets. Lower junction temperature would be possible using the

SO-14 package and the power cutback feature. Repeating this calculation for that solution gives:

 $T_{J~MAX} = 70^{\circ}C + ((12V \times 14.2mA) + 12V \times 128mA/(5.33) - 40mW) \times 100^{\circ}C/W = 112^{\circ}C$ 

For extremely high internal power applications, where improved thermal performance is required, consider the PSO-8 package of the OPA2677—a similar part with no output stage current limit and a thermal impedance of less than 50°C/W.

### **BOARD LAYOUT GUIDELINES**

Achieving optimum performance with a high-frequency amplifier like the OPA2674 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

- a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability; on the noninverting input, it can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (< 0.25") from the power-supply pins to high-frequency  $0.1\mu F$  decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections (on pins 4 and 8 for an SO-8 package) should always be decoupled with these capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) improves 2nd-harmonic distortion performance. Larger (2.2 $\mu F$  to 6.8 $\mu F$ ) decoupling capacitors, effective at a lower frequency, should also be used on the main supply pins. These can be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.
- c) Careful selection and placement of external components preserve the high-frequency performance of the OPA2674. Resistors should be of a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film and carbon composition axially leaded resistors can also provide good high-frequency performance. Again, keep the leads and PCB trace length as short as possible. Never use wire-wound type resistors in a high-frequency application. Although the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the pack-



age on the other side of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value as described previously. Increasing the value reduces the bandwidth, whereas decreasing it gives a more peaked frequency response. The  $402\Omega$  feedback resistor used in the Typical Characteristics at a gain of +4 on  $\pm 6\mathrm{V}$  supplies is a good starting point for design. Note that a  $511\Omega$  feedback resistor, rather than a direct short, is recommended for the unity-gain follower application. A current-feedback op amp requires a feedback resistor even in the unity-gain follower configuration to control stability.

d) Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R<sub>S</sub> from the plot of Recommended R<sub>S</sub> vs Capacitive Load (see page 10). Low parasitic capacitive loads (< 5pF) may not need an R<sub>S</sub> because the OPA2674 is nominally compensated to operate with a 2pF parasitic load. If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A  $50\Omega$ environment is normally not necessary onboard. In fact, a higher impedance environment improves distortion; see the distortion versus load plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the OPA2674 is used, as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device.

This total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA2674 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly-terminated transmission line is unac-

ceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case, and set the series resistor value as shown in the plot of  $R_{\rm S}$  vs Capacitive Load. However, this does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Socketing a high-speed part like the OPA2674 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network, which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA2674 onto the board.

### INPUT AND ESD PROTECTION

The OPA2674 is built using a high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices and are reflected in the absolute maximum ratings table. All device pins have limited ESD protection using internal diodes to the power supplies, as shown in Figure 16.

These diodes provide moderate protection to input over-drive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with  $\pm 15$ V supply parts driving into the OPA2674), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible, because high values degrade both noise performance and frequency response.




Figure 16. ESD Steering Diodes



# **Revision History**

DATE	REV	PAGE	SECTION	DESCRIPTION
8/08	С	2	Absolute Maximum Ratings	Changed Storage Temperature minimum value from -40°C to -65°C.
3/08	В	4, 6	Electrical Characteristics	Added Both Channels; Power Supply and Power Supply (SO–14 only) sections under Conditons.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

www.ti.com 11-Nov-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(.,	(=)			(0)	(4)	(5)		(0)
OPA2674I-14D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA2674
OPA2674I-14D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA2674
OPA2674I-14DG4	Active	Production	SOIC (D)   14	50   TUBE	-	Call TI	Call TI	-40 to 85	
OPA2674I-14DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA2674
OPA2674I-14DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA2674
OPA2674ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2674
OPA2674ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2674
OPA2674IDG4	Active	Production	SOIC (D)   8	75   TUBE	-	Call TI	Call TI	-40 to 85	
OPA2674IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2674
OPA2674IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2674

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2674I-14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA2674IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2674I-14DR	SOIC	D	14	2500	353.0	353.0	32.0
OPA2674IDR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA2674I-14D	D	SOIC	14	50	506.6	8	3940	4.32
OPA2674I-14D.A	D	SOIC	14	50	506.6	8	3940	4.32
OPA2674ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2674ID.A	D	SOIC	8	75	506.6	8	3940	4.32






### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025