#### FOR USE AS LAMP, RELAY, OR MOS DRIVERS

- Full Decoding of Input Logic
- SN54145, SN74145, and SN74LS145 Have 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions
- Low Power Dissipation of 'LS145 . . .
   35 mW Typical


**FUNCTION TABLE** 

NO.		INP	UTS		OUTPUTS									
190.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	H	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L.	L.	н	L	н	Н	L	Н	Н	Н	Н	Н	Н	н
3	L	L	Н	н	н	H	Н	L	Н	Н	H	H	Н	н
4	Ł	Н	L	L	Н	Н	H	Н	L	H	H	H	Н	Н
5	L	Н	L	н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	H	Н	н	Н	H	Н	Н	Н	Н	H	L	Н	н
8	н	L	L	L	Н	Н	Н	н	Н	н	H	Н	L	н
9	н	L	L	н	Η	Н	Н	н	Н	Н	Н	Н	н	L
	Н	L	Н	L	Н	H	Н	Н	Н	Н	Н	Н	H	H
ا م ا	H	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
INVALID	Н	H	L	L	Н	Н	Н	н	Н	н	Н	Н	Н	н
3	Н	Н	L	Н	н	Н	Н	Н	Н	H	Н	Н	Н	н
=	Н	Н	Н	L	Н	H	Н	Н	Н	Н	Н	Н	Н	Н
	Ι	Н	Н	Н	Н	Н	Η_	Н	Н	Н	Н	Н	Н	Н

H = high level (off), L = low level (on)

#### description

These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers. Each of the highbreakdown output transistors (15 volts) of the SN54145, SN74145, or SN74LS145 will sink up to 80 milliamperes of current. Each input is one Series 54/74 or Series 54LS/74LS standard load, respectively. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 215 milliwatts for the '145 and 35 milliwatts for the 'LS145.




SN54LS145 . . . FK PACKAGE
(TOP VIEW)

10 🗌 8


6 🗌 7

GND []8




NC - No internal connection

## logic diagram



Pin numbers shown are for D, J, N, and W packages.





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	' V
Input voltage	V
Maximum current into any output (off-state)	nА
Operating free-air temperature range: SN54145	°C
SN74145	°C
Storage temperature range65°C to 150	ိင

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	:	SN5414	5		SN7414	5	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, VO(off)			15			15	V
Operating free-air temperature, TA	-55		125	0		70	"c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS†	MIN	TYPİ	MAX	UNIT
Vін	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
Vik	Input clamp voltage	VCC = MIN, II = -12 mA				-1.5	V
IO(off)	Off-state output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, V <sub>O(off)</sub> = 15	v			250	μΑ
VO(on)	On-state output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	1 <sub>O(on)</sub> = 80 mA		0.5	0.9	V
*Ulon)		V <sub>IL</sub> = 0.8 V	IO(on) = 20 mA			0.4	٧
11	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V				1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> ~ 2.4 V				40	μА
ΊL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V				-1.6	mA
laa	Supply current	V <sub>CC</sub> = MAX, See Note 2	SN54145		43	62	0
icc .	Supply Current	VCC - MAX, See Note 2	SN74145		43	70	mΑ


 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $^\ddagger$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C. NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.


# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER		TEST CONDITI	MIN	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	C: = 15 - 5	B 100 O	B M B		50	ns
†PHL	Propagation delay time, high-to-low-level output	Cլ = 15 pF,	RL = 100 Ω,	See Note 3	·-·	50	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													7 V
Input voltage													
Operating free-air temperature range:	SN54LS145			 -						-5!	5°C	to	125°C
	SN74LS145										0°	C t	o 70°C
Storage temperature range										-65	5°C	to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SN54LS145 SN74LS145	1
	MIN NOM MAX MIN NOM N	AX UNIT
Supply voltage, V <sub>CC</sub>	4.5 5 5.5 4.75 5	.25 V
Off-state output voltage, VO(off)	15	15 V
Operating free-air temperature, TA	-55 125 0	70 °C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONET	Si	N54LS1	45	SI	N74LS1	45	T
L	ranaweren	TEST COM	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
۷ін	High-level input voltage		-	2			2			V
VIL	Low-level input voltage			T		0.7	<u> </u>		0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18 mA			-1.5	-		-1.5	V
las en	Off-state output current	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,			252		<del></del>		
O(off)	Orestate output current	VIL = VIL max,	V <sub>OH</sub> = 15 V			250			250	μА
		Vcc - MIN,	IOL = 12 mA		0.25	0.4		0.25	0.4	
VO(on)	On-state output voltage	V <sub>IH</sub> ≈ 2 V,	I <sub>OL</sub> = 24 mA				-	0.35	0.5	l v
		VIL = VIL max	I <sub>OL</sub> = 80 mA					2.3	3	
11	Input current at maximum input voltage	VCC = MAX.	V <sub>1</sub> = 7 V			0.1			0.1	mA
Ч <del>и</del>	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	ДA
III.	Law-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		7	13		7	13	mΑ


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER		TEST CONDITI	MIN	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	Cı = 45 pF.	D 665 O	See Note 3		50	ns
†PHL	Propagation delay time, high-to-low-level output	CE - 45 βP,	RL = 665 Ω,	Tee Note 2		50	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

#### schematic of inputs and outputs





 $<sup>\</sup>stackrel{?}{+}$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

www.ti.com

23-Oct-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8508401VEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8508401VE A SNV54LS145J
5962-8508401VEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8508401VE A SNV54LS145J
85084012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85084012A SNJ54LS 145FK
8508401EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401EA SNJ54LS145J
8508401FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401FA SNJ54LS145W
SN54LS145J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS145J
SN54LS145J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS145J
SN74145N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74145N
SN74145N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74145N
SN74LS145D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	LS145
SN74LS145DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS145
SN74LS145DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS145
SN74LS145DRE4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS145
SN74LS145N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS145N
SN74LS145N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS145N
SN74LS145NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS145N
SN74LS145NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS145
SN74LS145NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS145
SNJ54145J	Active	Production	CDIP (J)   16	1   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54145J
SNJ54145J.A	Active	Production	CDIP (J)   16	1   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54145J
SNJ54LS145FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85084012A SNJ54LS 145FK





23-Oct-2025 www.ti.com

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54LS145FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85084012A SNJ54LS 145FK
SNJ54LS145J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401EA SNJ54LS145J
SNJ54LS145J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401EA SNJ54LS145J
SNJ54LS145W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401FA SNJ54LS145W
SNJ54LS145W.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8508401FA SNJ54LS145W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

www.ti.com 23-Oct-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54145, SN54LS145, SN54LS145-SP, SN74145, SN74LS145:

• Catalog: SN74145, SN74LS145, SN54LS145

• Military: SN54145, SN54LS145

• Space : SN54LS145-SP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications


• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS145DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS145NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LS145NSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS145DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LS145NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LS145NSR	SOP	NS	16	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
85084012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74145N	N	PDIP	16	25	506	13.97	11230	4.32
SN74145N	N	PDIP	16	25	506	13.97	11230	4.32
SN74145N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74145N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS145NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS145FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS145FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025