

- Remote Terminal ADSL Line Driver
  - Ideal for Both Full Rate ADSL and G.Lite
  - Compatible With 1:1 Transformer Ratio
- Low 2.7 pA/√Hz Noninverting Current Noise
  - Reduces Noise Feedback Through Hybrid Into Downstream Channel
- Wide Supply Voltage Range ±5 V to ±15 V
  - Ideal for ±12-V Operation
- Wide Output Swing
  - 42 Vpp Differential Output Voltage, R<sub>1</sub> = 200  $\Omega$ ,  $\pm$ 12-V Supply
- High Output Current
  - 175 mA (typ)




- High Speed
  - 110 MHz (-3 dB, G=8,  $\pm$ 12 V)
  - 1500 V/ $\mu$ s Slew Rate (G = 8,  $\pm$ 12 V)
- Low Distortion, Single-Ended, G = 8
  - 83 dBc (250 kHz, 2 Vpp, 100-Ω load)
- Low Power Shutdown (THS6053)
  - 300-μA Total Standby Current
- Thermal Shutdown and Short Circuit Protection
- Standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD™ Package
- Evaluation Module Available



## description

The THS6052/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from  $\pm 12\text{-V}$  supply voltages while drawing only 5.2 mA of supply current per channel. It offers low –83 dBc total harmonic distortion driving a 100- $\Omega$  load (2 Vpp). The THS6052/3 offers a high 42-Vpp differential output swing across a 200- $\Omega$  load from a  $\pm 12\text{-V}$  supply. The THS6053 features a low-power shutdown mode, consuming only 300  $\mu\text{A}$  quiescent current per channel. The THS6052/3 is packaged in a standard SOIC, SOIC PowerPAD^TM, and TSSOP PowerPAD^TM packages.



#### **RELATED PRODUCTS**

DEVICE	DESCRIPTION
THS6042/3	350-mA, ±12 ADSL CPE line driver
THS6092/3	275-mA, +12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



#### **AVAILABLE OPTION**

		PACKAGED DE	PACKAGED DEVICE					
TA	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES			
0°C to 70°C	THS6052CD	THS6052CDDA	THS6053CD	THS6053CPWP	THS6052EVM THS6053EVM			
-40°C to 85°C	THS6052ID	THS6052IDDA	THS6053ID	THS6053IPWP	_			

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	33 V
Input voltage	± V <sub>CC</sub>
Output current (see Note 1)	
Differential input voltage	± 4 V
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T <sub>A</sub> : Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage temperature, T <sub>stq</sub> : Commercial	–65°C to 125°C
Industrial	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6052 and THS6053 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

#### **DISSIPATION RATING TABLE**

PACKAGE	$^{ heta}$ JA	θЈС	T <sub>A</sub> = 25°C T <sub>J</sub> = 150°C POWER RATING
D-8	95°C/W‡	38.3°C/W‡	1.32 W
DDA	45.8°C/W‡	9.2°C/W‡	2.73 W
D-14	66.6°C/W <sup>‡</sup>	26.9°C/W <sup>‡</sup>	1.88 W
PWP	37.5°C/W	1.4°C/W	3.3 W

<sup>‡</sup> This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the  $\Theta_{\mbox{\scriptsize JA}}$  is168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

## recommended operating conditions

		MIN	NOM MAX	UNIT
Complementage Value to Value	Dual supply	±5	±15	.,
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	Single supply	10	30	V
	C-suffix	0	70	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	°C



electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm$ 12 V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted)

## dynamic performance

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
			C 4 B- 4 I-O	V <sub>CC</sub> = ±5 V		110		
		R <sub>L</sub> = 50 Ω	$G=1, R_F=1 k\Omega$	V <sub>CC</sub> = ±12 V		120		
			G= 2, $R_F = 680 \Omega$	V 15V 140V		100		
BW S	Omell simulate and vide ( O dD)		G= 8, R <sub>F</sub> = 330 $\Omega$	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}$		90		
	Small-signal bandwidth (-3 dB)	R <sub>L</sub> = 100 Ω	G= 1, R <sub>F</sub> = 1 kΩ	V <sub>CC</sub> = ±5 V		150		MHz
				V <sub>CC</sub> = ±12 V		170		
			G= 2, R <sub>F</sub> = $680 \Omega$	V 15V 140V		135		
			G= 8, $R_F = 330 \Omega$	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}$		110		
			V <sub>CC</sub> = ±5 V	V <sub>CC</sub> = ±5 V		650		
		$V_O = 4 V_{PP}$	V <sub>CC</sub> = ±12 V	V <sub>CC</sub> = ±12 V		850		V/μs
SR	Slew rate (see Note 2), G=8		V <sub>CC</sub> = ±15 V	V <sub>CC</sub> = ±15 V		950		
		V <sub>O</sub> = 16 V <sub>PP</sub>	V <sub>CC</sub> = ±12 V	V <sub>CC</sub> = ±12 V		1500		
			$V_{CC} = \pm 15 \text{ V}$	$V_{CC} = \pm 15 \text{ V}$		1700		

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

## noise/distortion performance

	PARAMETER		1	EST CONDITIO	NS	MIN 7	ГҮР	MAX	UNIT
		Total harmonic distortion (single-ended		$R_L = 100 \Omega$ ,	V <sub>O(pp)</sub> = 2 V		-83		
THD	Total harmonic distortion (sir			f = 250 kHz	V <sub>O(pp)</sub> = 16 V		-78		dD.
THU	configuration)		Gain = 8,	$R_L = 50 \Omega$ ,	V <sub>O(pp)</sub> = 2 V		-74		dBc
			$V_{CC} = \pm 5 V$ ,	f = 250 kHz	V <sub>O(pp)</sub> = 6 V		-72		
V <sub>n</sub>	Input voltage noise		V <sub>CC</sub> = ±5 V, ±12 V	f = 10 kHz ,			2.1		nV/√ <del>Hz</del>
		+Input	f = 10 kHz,	$V_{CC} = \pm 5 \text{ V},$			2.7		
l'n	Input current noise	-Input	]	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$		1	10.7		pA/√Hz
,	0 1 1		f = 250 kHz, G = 2,	$V_{CC} = \pm 12 \text{ V},$ $R_L = 100 \Omega$	V <sub>O</sub> = 2 Vp-p		-79		
XT	Crosstalk		f = 250 kHz, G = 2,	$V_{CC} = \pm 5 \text{ V},$ $R_L = 50 \Omega$	V <sub>O</sub> = 2 Vp-p		-71		dBc

SLOS293D - JUNE 2000 - REVISED DECEMBER 2001

electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm$ 12 V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted) (continued)

## dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	hand Mark allows		T <sub>A</sub> = 25°C		5	10	.,
VOS Differential offset voltage  Offset drift	Input offset voltage	.,,	T <sub>A</sub> = full range			15	
	Differential offect value	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = 25°C		3	6	mV
	Differential offset voltage	100 = 20 1	T <sub>A</sub> = full range			8	
	Offset drift		T <sub>A</sub> = full range			30	μV/°C
	- Input bias current	V <sub>CC</sub> = ±12 V, V <sub>CC</sub> = ±6 V	T <sub>A</sub> = 25°C		5	10	
			T <sub>A</sub> = full range			12	
l	. Janut higo gurrant		T <sub>A</sub> = 25°C		2	5	^
<sup>I</sup> IB	+ Input bias current		T <sub>A</sub> = full range			6	μΑ
	Differential insult him assument		T <sub>A</sub> = 25°C		5	10	
	Differential input bias current		T <sub>A</sub> = full range			12	
Z <sub>OL</sub>	Open loop transimpedance	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	$R_L = 1 \text{ k}\Omega$ ,		1		$M\Omega$

## input characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V	land and an annual contract and an annual	$V_{CC} = \pm 12 \text{ V}$		±9.7	±10.1		
VICR	V <sub>ICR</sub> Input common-mode voltage range		V <sub>CC</sub> = ±6 V				٧
CMRR	Common-mode rejection ratio	00 /	T <sub>A</sub> = 25°C	59	66		dB
CIVIKK	Common-mode rejection ratio		T <sub>A</sub> = full range	57			uБ
_	Langet model to a co	+ Input			1.5		$M\Omega$
R <sub>I</sub>	Input resistance	– Input			15		Ω
Cl	Input capacitance				2		pF

## output characteristics

PARAMETER			TEST C	TEST CONDITIONS		TYP	MAX	UNIT
			$R_L = 50 \Omega$ ,	$V_{CC} = \pm 6 V$	±4.2	±4.6		
۷o	Output voltage swing	Single ended	B 100 O	$V_{CC} = \pm 12 \text{ V}$	±10.1	±10.5		V
			$R_L = 100 \Omega$	$VCC = \pm 6 V$	±4.4	±4.8		
la.	Output ourront		$R_L = 25 \Omega$ ,	$V_{CC} = \pm 12 \text{ V}$	150	175		mA
10	Output current		$R_L = 10 \Omega$ ,	V <sub>CC</sub> = ±6 V	150	175		IIIA
Isc	Short-circuit current		$R_L = 0 \Omega$ ,	$V_{CC} = \pm 12 \text{ V}$		250		mA
	Output resistance		Open loop	_		14		Ω



electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm 12$  V, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 100  $\Omega$  (unless otherwise noted) (continued)

## power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		Dual supply			±4.5		±16.5	
VCC	Operating range	Single supply			9		33	V
				T <sub>A</sub> = 25°C		5.2	7	
	Octobron to company (a sub-division)		$V_{CC} = \pm 12 \text{ V}$	T <sub>A</sub> = full range			8	mA
ICC	Quiescent current (each driver)			T <sub>A</sub> = 25°C		4.5	6.5	
			$VCC = \pm 6 \text{ A}$	T <sub>A</sub> = full range			7.5	
				T <sub>A</sub> = 25°C	-64	-62		
5055			$V_{CC} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	-61	_		
PSRR	Power supply rejection ratio			T <sub>A</sub> = 25°C	-60	-70		dB
			$V_{CC} = \pm 6 \text{ V}$	T <sub>A</sub> = full range	-58			

## shutdown characteristics (THS6053 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL(SHDN)	Shutdown pin voltage for power up	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V} \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)			0.8	V
VIH(SHDN)	Shutdown pin voltage for power down	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}, \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)	2			V
ICC(SHDN)	Total quiescent current when in shutdown state	$V_{GND} = 0 \text{ V}, V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}$		0.3	0.7	mA
t <sub>DIS</sub>	Disable time (see Note 3)	V <sub>CC</sub> = ±12 V		0.1		μs
t <sub>EN</sub>	Enable time (see Note 3)	V <sub>CC</sub> = ±12 V		0.4		μs
IL(SHDN)	Shutdown pin input bias current for power up	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}$		40	100	μΑ
IH(SHDN)	Shutdown pin input bias current for power down	V <sub>CC</sub> = ±6 V, ±12 V, V(SHND) = 3.3 V		50	100	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

## **APPLICATION INFORMATION**




Figure 1. THS6052 ADSL Application With 1:1 Transformer Ratio



www.ti.com

11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	` '	. ,			. ,	(4)	(5)		. ,
THS6052CDDA	Active	Production	SO PowerPAD (DDA)   8	75   TUBE	Yes	SN	Level-1-260C-UNLIM	0 to 70	6052C
THS6052CDDA.A	Active	Production	SO PowerPAD (DDA)   8	75   TUBE	Yes	SN	Level-1-260C-UNLIM	0 to 70	6052C
THS6052ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	60521
THS6052ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	60521
THS6052IDDA	Active	Production	SO PowerPAD (DDA)   8	75   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	60521
THS6052IDDA.A	Active	Production	SO PowerPAD (DDA)   8	75   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	60521
THS6053CPWPR	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS6053C
THS6053CPWPR.A	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS6053C
THS6053IPWP	Active	Production	HTSSOP (PWP)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6053I
THS6053IPWP.A	Active	Production	HTSSOP (PWP)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6053I
THS6053IPWPR	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6053I
THS6053IPWPR.A	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6053I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	THS6053CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
L	THS6053IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 23-May-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
THS6053CPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0	
THS6053IPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 23-May-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS6052CDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS6052CDDA.A	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS6052ID	D	SOIC	8	75	505.46	6.76	3810	4
THS6052ID.A	D	SOIC	8	75	505.46	6.76	3810	4
THS6052IDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS6052IDDA.A	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS6053IPWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
THS6053IPWP.A	PWP	HTSSOP	14	90	530	10.2	3600	3.5



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


4202561/G



4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025