
- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- Common-Mode Input Voltage Range Includes Negative Rail





description

The TLV2221 is a single low-voltage operational amplifier available in the SOT-23 package. It offers a compromise between the ac performance and output drive of the TLV2231 and the micropower TLV2211.

It consumes only 150 μ A (max) of supply current and is ideal for battery-powered applications. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2221 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2221, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).

With a total area of 5.6mm², the SOT-23 package only requires one third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces. TI has also taken special care to provide a pinout that is optimized for board layout (see Figure 1). Both inputs are separated by GND to prevent coupling or leakage paths. The OUT and IN – terminals are on the same end of the board to provide negative feedback. Finally, gain setting resistors and decoupling capacitor are easily placed around the package.




Figure 1. Typical Surface Mount Layout for a Fixed-Gain Noninverting Amplifier



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.




AVAILABLE OPTIONS

Τ.	V AT 2520	PACKAGED DEVICES	CYMPOL	CHIP
TA	V _{IO} max AT 25°C	SOT-23 (DBV) [†]	SYMBOL	FORM [‡] (Y)
0°C to 70°C	3 mV	TLV2221CDBV	VADC	TLV2221Y
-40°C to 85°C	3 mV	TLV2221IDBV	VADI	ILVZZZII

[†] The DBV package available in tape and reel only.


TLV2221Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2221C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





[‡] Chip forms are tested at $T_A = 25$ °C only.





TLV2221, TLV2221Y Advanced LinCMOSTM RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157B - JUNE 1996 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	12 V
Differential input voltage, V _{ID} (see Note 2)	±V _{DD}
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLV2221C	0°C to 70°C
TLV2221I	–40°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD} _.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V_{DD} = 0.3 V.
 - 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ Power rating	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TL	V2221C	TL		
	MIN MAX MIN MA		MAX	UNIT	
Supply voltage, V _{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V _I	V_{DD-}	V _{DD+} -1.3	V_{DD-}	V _{DD+} -1.3	V
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} -1.3	V_{DD-}	V _{DD+} -1.3	V
Operating free-air temperature, TA	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD} _.



electrical characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

					т	LV22210	:	1	LV2221	1	
	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.62	3		0.62	3	mV
αΛΙΟ	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current]		25°C		0.5			0.5		pА
-10		1		Full range			150			150	μ
I _{IB}	Input bias current			25°C		1			1		рA
'ID	mpar blad carront			Full range			150			150	P/ C
M	Common-mode input	D- 50 O	N/1 <5 m)/	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		.,
VICR	voltage range	$R_S = 50 \Omega$,	$ V_{IO} \le 5 \text{ mV}$	Full range	0 to 1.7			0 to 1.7			V
		$I_{OH} = -100 \mu A$		25°C		2.97			2.97		
Vон	High-level output VOH voltage			25°C		2.88			2.88		V
	voltage	$I_{OH} = -400 \mu A$		Full range	2.5			2.5			
		$V_{IC} = 1.5 V$,	I _{OL} = 50 μA	25°C		15			15		
V_{OL}	Low-level output	\\\- 4.5\\	I 500 · A	25°C		150			150		mV
	vollago	$V_{IC} = 1.5 V,$	I _{OL} = 500 μA	Full range			500			500	
	Large-signal		R _L = 2 kΩ [‡]	25°C	2	3		2	3		
AVD	differential voltage	$V_{IC} = 1.5 \text{ V},$ $V_{O} = 1 \text{ V to 2 V}$		Full range	1			1			V/mV
	amplification	10-11021	$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250		
^r id	Differential input resistance			25°C		1012			1012		Ω
r _{ic}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		90			90		Ω
CMDD	Common-mode	V _{IC} = 0 to 1.7 V,		25°C	70	82		70	82		40
CMRR	rejection ratio	V _O = 1.5 V,	$R_S = 50 \Omega$	Full range	65			65			dB
	Supply voltage	$V_{DD} = 2.7 \text{ V to 8}$		25°C	80	95		80	95		
ksvr	rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$	No load	Full range	80			80			dB
		V 4-11		25°C		100	150		100	150	
IDD	Supply current	$V_0 = 1.5 V$,	No load	Full range			200			200	μΑ

[†] Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is – 40°C to 85°C.



[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2221, TLV2221Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157B – JUNE 1996 – REVISED APRIL 2005

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	TEST COMPITIONS			Т	LV22210		7	ΓLV2221		LINUT
PARAMETER	TEST COND	ITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Claus rata at units	V= 44V+040V	p alot	25°C	0.1	0.18		0.1	0.18		
gain	$C_L = 100 \text{ pF}^{\ddagger}$	$RL = 2 K\Omega + $	Full range	0.05			0.05			V/µs
Equivalent input	f = 10 Hz		25°C		120			120		nV/√ Hz
noise voltage	f = 1 kHz		25°C		20			20		IIV/√⊓Z
Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		680			680		nV
noise voltage	f = 0.1 Hz to 10 Hz		25°C		860			860		ΠV
Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	V _O = 1 V to 2 V,	A _V = 1	0500		2.52%			2.52%		
Total harmonic distortion plus noise			25°C		7.01%			7.01%		
	V _O = 1 V to 2 V,	A _V = 1	2500		0.076%			0.076%		
	$R_L = 2 \text{ kMz},$	Ay = 10	25°C		0.147%			0.147%		
Gain-bandwidth product	f = 1 kHz, C _L = 100 pF [‡]	$R_L = 2 k\Omega^{\ddagger}$,	25°C		480			480		kHz
Maximum output-swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_L = 2 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		30			30		kHz
Cattling time	$A_V = -1$, Step = 1 V to 2 V,	To 0.1%	25°C		4.5			4.5		μs
Settling time	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		6.8			6.8		μs
Phase margin at unity gain	$R_{I} = 2 k\Omega^{\ddagger}$	C _I = 100 pF [‡]	25°C		51°			51°		_
Gain margin	1 -		25°C		12			12		dB
	Equivalent input noise voltage Peak-to-peak equivalent input noise voltage Equivalent input noise current Total harmonic distortion plus noise Gain-bandwidth product Maximum output-swing bandwidth Settling time Phase margin at unity gain	Slew rate at unity gain $V_{O} = 1.1 \text{ V to } 1.9 \text{ V,} \\ C_{L} = 100 \text{ pF}^{\ddagger}$ Equivalent input noise voltage $f = 10 \text{ Hz}$ $f = 10 \text{ Hz}$ $f = 1 \text{ kHz}$ $f = 0.1 \text{ Hz to } 1 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ $f = 20 \text{ kHz,}$ $R_{L} = 2 \text{ k}\Omega^{\ddagger}$	Slew rate at unity gain $ \begin{array}{c} V_O = 1.1 \ V \ to \ 1.9 \ V, \\ C_L = 100 \ pF^{\ddagger} \end{array} , R_L = 2 \ k\Omega^{\ddagger}, \\ R_L = 2 \ k\Omega^{\ddagger},$	Slew rate at unity gain $ \begin{array}{c} & & & & & & & & & & & & & & & & & & &$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					

[†] Full range is –40°C to 85°C.



[‡]Referenced to 1.5 V

[§] Referenced to 0 V

TLV2221, TLV2221Y Advanced LinCMOSTM RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157B - JUNE 1996 - REVISED APRIL 2005

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	- +	T	LV22210	3	T	LV2221	l	
	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.61	3		0.61	3	mV
αΝΙΟ	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, R _S = 50 Ω	25°C		0.003			0.003		μV/mo
lı o	Input offset current			25°C		0.5			0.5		pА
lιο	input onset current			Full range			150			150	PΑ
I _{IB}	Input bias current			25°C		1			1		pА
אוי	input bias current			Full range			150			150	рΑ
.,	Common-mode input	B 50 0	N/ 1.5 1/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		.,
VICR	voltage range	$R_S = 50 \Omega$,	V _{IO} ≤5 mV	Full range	0 to 3.5			0 to 3.5			V
V	High-level output	ΙΟΗ = -500 μΑ		0500	4.75	4.88		4.75	4.88		
VOH	voltage	$I_{OH} = -1 \text{ mA}$		25°C	4.5	4.76		4.5	4.76		V
	Lave lavel autout	$V_{IC} = 2.5 V,$	$I_{OL} = 50 \mu A$	25°C		12			12		
V_{OL}	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		120			120		mV
		V ₁ C = 2.5 V,	ΙΟΣ = 300 μΑ	Full range			500			500	
	Large-signal	V _{IC} = 2.5 V,	R _L = 2 kه	25°C	3	5		3	5		
AVD	differential voltage	$V_0 = 2.5 \text{ V},$ $V_0 = 1 \text{ V to 4 V}$		Full range	1			1			V/mV
	amplification	ŭ	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
^r id	Differential input resistance			25°C		1012			10 ¹²		Ω
r _{ic}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		70			70		Ω
CMDD	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$ $R_S = 50 \Omega$	V _O = 1.5 V,	25°C	70	85		70	85		7,
CMRR	rejection ratio	$R_S = 50 \Omega$		Full range	65			65			dB
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8}$ $V_{IC} = V_{DD}/2$,	V, No load	25°C	80	95		80	95		dB
	(ΔV _{DD} /ΔV _{IO})	*1C - *DD/2,	140 1000	Full range	80			80			
I _{DD}	Supply current	V _O = 2.5 V,	No load	25°C		110	150		110	150	μΑ
		<u> </u>		Full range			200			200	

[†] Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is – 40°C to 85°C.

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 2.5 V

TLV2221, TLV2221Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS157B – JUNE 1996 – REVISED APRIL 2005

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	DADAMETED	TEST SOUDITIONS			Т	LV22210		1	ΓLV2221	ı	
	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Classinata at socies	V- 45V4-25V	D 010+	25°C	0.1	0.18		0.1	0.18		
SR	Slew rate at unity gain	$V_O = 1.5 \text{ V to } 3.5 \text{ V},$ $C_L = 100 \text{ pF}^{\ddagger}$	3.5 V, $R_L = 2 k\Omega^{\ddagger}$,		0.05			0.05			V/μs
.,	Equivalent input	f = 10 Hz		25°C		90			90		nV/√ Hz
Vn	noise voltage	f = 1 kHz		25°C		19			19		nv/√HZ
,,	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		800			800		
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		960			960		nV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
		$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A _V = 1			2.45%			2.45%		
	Total harmonic	f = 20 kHz, $R_L = 2 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		5.54%			5.54%		
THD+N	distortion plus noise	$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A _V = 1			0.142%		0.142%			
		$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega$	Ay = 10	25°C		0.257%			0.257%		
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF‡	$R_L = 2 k\Omega^{\ddagger}$,	25°C		510			510		kHz
ВОМ	Maximum output- swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_L = 2 \text{ k}\Omega^{\ddagger},$	$A_V = 1,$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		40			40		kHz
	Cattling time	$A_V = -1$, Step = 1.5 V to 3.5 V,	To 0.1%	25°C		6.8			6.8		
t _S	Settling time	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		9.2			9.2		μs
φm	Phase margin at unity gain	$R_L = 2 k\Omega^{\ddagger}$,	C _L = 100 pF [‡]	25°C		52°			52°		
	Gain margin]		25°C		12			12		dB

[†] Full range is –40°C to 85°C.



[‡]Referenced to 2.5 V

[§] Referenced to 0 V

electrical characteristics at V_{DD} = 3 V, T_A = 25 $^{\circ}$ C (unless otherwise noted)

	DADAMETED	TEST O	ONDITIONS		TI	V2221\	1	
	PARAMETER	lESI C	ONDITIONS		MIN	TYP	MAX	UNIT
۷ıO	Input offset voltage					620		μV
lιο	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ $R_S = 50 \Omega$	VIC = 0,	$V_O = 0$,		0.5		рА
I _{IB}	Input bias current	115 = 30 32				1		pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 2.2		V
Vон	High-level output voltage	$I_{OH} = -100 \mu A$				2.97		V
.,	Laveland admit offices	V _{IC} = 1.5 V,	I _{OL} = 50 μA	4		15		>/
VOL	Low-level output voltage	V _{IC} = 1.5 V,	I _{OL} = 500 µ	ιA		150		mV
	Large-signal differential	., .,, .,	$R_L = 2 k\Omega^{\dagger}$			3		
AVD	voltage amplification	$V_O = 1 \text{ V to 2 V}$	$R_L = 1 M\Omega$	t		250		V/mV
rid	Differential input resistance		•			1012		Ω
r _{ic}	Common-mode input resistance					1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz				6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10			90		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	V _O = 0,	$R_S = 50 \Omega$		82		dB
ksvr	Supply voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 2.7 \text{ V to 8 V},$	V _{IC} = 0,	No load		95	·	dB
I _{DD}	Supply current	$V_{O} = 0,$	No load			100		μΑ

[†] Referenced to 1.5 V

electrical characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS		Τι	V2221Y	′	LINUT
	PARAMETER	lesi C	ONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					610		μV
IIO	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ RS = 50 \Omega	VIC = 0,	VO = 0,		0.5		рΑ
I _{IB}	Input bias current	115 = 50 22				1		рА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 4.2		V
Vон	High-level output voltage	I _{OH} = -500 μA				4.88		V
.,	Law law law to the trails	V _{IC} = 2.5 V,	I _{OL} = 50 μ/	4		12		>/
VOL	Low-level output voltage	$V_{IC} = 2.5 V,$	I _{OL} = 500 μA			120		mV
	Large-signal differential	V 4.V45.4.V	$R_L = 2 k\Omega^{\dagger}$			5		\//\/
A _{VD}	voltage amplification	$V_O = 1 \text{ V to 4 V}$	$R_L = 1 M\Omega$	t		800		V/mV
r _{id}	Differential input resistance					1012		Ω
r _{ic}	Common-mode input resistance					1012		Ω
cic	Common-mode input capacitance	f = 10 kHz				6		pF
z _O	Closed-loop output impedance	f = 10 kHz,	A _V = 10			70		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_{O} = 0$,	$R_S = 50 \Omega$		85	·	dB
ksvr	Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7 \text{ V to 8 V},$	$V_{IC} = 0$,	No load		95		dB
I_{DD}	Supply current	V _O = 0,	No load		·	110		μΑ

[†]Referenced to 2.5 V



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution vs Common-mode input voltage	2, 3 4, 5
ανιο	Input offset voltage temperature coefficient	Distribution	6, 7
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	8
VI	Input voltage	vs Supply voltage vs Free-air temperature	9 10
Vон	High-level output voltage	vs High-level output current	11, 14
V_{OL}	Low-level output voltage	vs Low-level output current	12, 13, 15
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	16
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	17 18
VO	Output voltage	vs Differential input voltage	19, 20
AVD	Differential voltage amplification	vs Load resistance	21
A _{VD}	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	22, 23 24, 25
z ₀	Output impedance	vs Frequency	26, 27
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	28 29
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	30, 31 32
I _{DD}	Supply current	vs Supply voltage	33
SR	Slew rate	vs Load capacitance vs Free-air temperature	34 35
VO	Inverting large-signal pulse response	vs Time	36, 37
VO	Voltage-follower large-signal pulse response	vs Time	38, 39
VO	Inverting small-signal pulse response	vs Time	40, 41
VO	Voltage-follower small-signal pulse response	vs Time	42, 43
Vn	Equivalent input noise voltage	vs Frequency	44, 45
	Input noise voltage (referred to input)	Over a 10-second period	46
THD + N	Total harmonic distortion plus noise	vs Frequency	47
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	48 49
φm	Phase margin	vs Frequency vs Load capacitance	22, 23 52, 53
	Gain margin	vs Load capacitance	50, 51
B ₁	Unity-gain bandwidth	vs Load capacitance	54, 55



TYPICAL CHARACTERISTICS


INPUT OFFSET VOLTAGE 25 385 Amplifiers From 1 Wafer Lot $V_{DD} = \pm 1.5 \text{ V}$ $T_A = 25^{\circ}C$ 20 Precentage of Amplifiers - % 15 10 5 0


-0.5


Figure 2


-1.5

DISTRIBUTION OF TLV2211









† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2221 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT[†]





Figure 6

INPUT BIAS AND INPUT OFFSET CURRENTS



DISTRIBUTION OF TLV2221 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT[†]




Figure 7

INPUT VOLTAGE VS SUPPLY VOLTAGE






Figure 9


[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS











[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

 $[\]ddagger$ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS










SHORT-CIRCUIT OUTPUT CURRENT vs




[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT †‡ FREE-AIR TEMPERATURE 20 $V_{DD} = 5 V$ V_{IC} = 2.5 V IOS - Short-Circuit Output Current - mA 16 $V_0 = 2.5 \text{ V}$ 12 $V_{ID} = -100 \text{ mV}$ 8 $V_{ID} = 100 \text{ mV}$ -75 -50 -25 25 50 75 100 125 T_A - Free-Air Temperature - °C Figure 18







[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] AMPLIFICATION AND PHASE MARGIN

FREQUENCY 180° $V_{DD} = 5 V$ $R_L = 2 k\Omega$ C_L= 100 pF 60 135° $T_A = 25^{\circ}C$ A_{VD} - Large-Signal Differential Voltage Amplification - dB 40 90° - Phase Margin **Phase Margin** 45° 20 Gain 0 -45° -20 -90° -40 105 104 106 107 f - Frequency - Hz

Figure 22


LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN[†]



† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

105

 $A_V = 1$

102


103

f- Frequency - Hz

Figure 26

104

101





 $A_V = 1$

102

103

f- Frequency - Hz

Figure 27

104


0.1


101


105

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO† **FREQUENCY** 100 $T_A = 25^{\circ}C$ CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ V_{IC} = 2.5 V 80 $V_{DD} = 3 V$ $V_{IC} = 1.5 V$ 60 40 20 101 102 103 104 105 106 f - Frequency - Hz Figure 28







[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

SUPPLY-VOLTAGE REJECTION RATIO[†] FREE-AIR TEMPERATURE 100 $V_{DD} = 2.7 \text{ V to 8 V}$ k_{SVR} - Supply-Voltage Rejection Ratio - dB $V_{IC}^{--} = V_{O} = V_{DD}/2$ 98 96 94 92 90 -75 -50 -25 0 25 50 75 100 125 T_A - Free-Air Temperature - °C

Figure 32





Figure 34

SUPPLY CURRENT[†] **SUPPLY VOLTAGE** 200 $V_O = 0$ 175 No Load IDD - Supply Current - µA 150 $T_A = -40^{\circ}C$ 125 100 T_A = 85°C T_A = 25°C 75 50 25 0 2 8 10 V_{DD} - Supply Voltage - V

Figure 33



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

 $[\]ddagger$ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS

INVERTING LARGE-SIGNAL PULSE RESPONSE† 3 $V_{DD} = 3 V$ $R_L = 2 k\Omega$ C_L = 100 pF 2.5 $A_{V} = -1$ T_A = 25°C Vo - Output Voltage - V 2 1.5 1 0.5 5 25 30 0 10 15 20 35 40 45 50 t – Time – μ s






Figure 38




Figure 37

5

10 15 20

0

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE[†]

25 30

 $\textbf{t-Time}-\mu\textbf{s}$

35 40

45 50




Figure 39

† For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.




- Output Voltage - V

0

TYPICAL CHARACTERISTICS

INVERTING SMALL-SIGNAL PULSE RESPONSE† 0.82 $V_{DD} = 3 V$ $R_L = 2 k\Omega$ $C_{L}^{-} = 100 \text{ pF}$ 8.0 $A_V = -1$ Vo - Output Voltage - V T_A = 25°C 0.78 0.76 0.74 0.72 0.7 0.5 1 1.5 2 2.5 3 3.5 4 4.5 t – Time – μ s

Figure 40



INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 41

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSET






Figure 43

 \dagger For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS





INPUT NOISE VOLTAGE OVER




Figure 46

IHD + N - Total Harmonic Distortion Plus Noise - %

TOTAL HARMONIC DISTORTION PLUS NOISET

Figure 45






Figure 47


[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS











[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS





PHASE MARGIN






Figure 54

APPLICATION INFORMATION

driving large capacitive loads

The TLV2221 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 through Figure 55 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R_{null} = 0).

A small series resistor (R_{null}) at the output of the device (Figure 56) improves the gain and phase margins when driving large capacitive loads. Figure 50 through Figure 53 show the effects of adding series resistances of $100\,\Omega$, $200\,\Omega$, $500\,\Omega$, and $1\,k\Omega$. The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{\text{null}} \times \text{C}_{\text{L}} \right)$$
 where :

 $\Delta \phi_{m1} = \text{improvement in phase margin}$ UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

 C_1 = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 54 and Figure 55). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 56. Series-Resistance Circuit

The TLV2221 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μ A and source 1 mA at V_{DD} = 5 V at a maximum quiescent I_{DD} of 200 μ A. This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as $2 \text{ k}\Omega$, the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 38. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The
 distortion occurs only when the output signal swings through the point where the load is referenced.
 Figure 39 illustrates two 2-kΩ load conditions. The first load condition shows the distortion seen for a 2-kΩ
 load tied to 2.5 V. The third load condition in Figure 39 shows no distortion for a 2-kΩ load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 39 illustrates the difference seen on the output for a 2-k Ω load and a 100-k Ω load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.



APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2221 typical electrical and operating characteristics at $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 57. Boyle Macromodel and Subcircuit

PSpice and Parts are trademark of MicroSim Corporation.



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TLV2221CDBVR	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	0 to 70	VADC
TLV2221CDBVT	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	0 to 70	VADC
TLV2221IDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	VADI
TLV2221IDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	VADI
TLV2221IDBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	-	Call TI	Call TI	-40 to 85	
TLV2221IDBVT	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	-	VADI

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Nov-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2221IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2221IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 29-Nov-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2221IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV2221IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025