

### **BACKUP-BATTERY SUPERVISORS FOR RAM RETENTION**

#### **FEATURES**

- Supply Current of 40 µA (Max)
- Battery-Supply Current of 100 nA (Max)
- Precision Supply Voltage Monitor 3.3 V, 5 V, Other Options on Request
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power On Reset Generator With Fixed 100-ms **Reset Delay Time**
- Voltage Monitor For Power-Fail or Low-Battery Monitoring
- **Battery Freshness Seal (TPS3619)**
- Pin-For-Pin Compatible With MAX819, **MAX703**, and **MAX704**
- 8-Pin MSOP Package
- Temperature Range -40°C to +85°C

#### **APPLICATIONS**


- **Fax Machines**
- **Set-Top Boxes**
- **Advanced Voice Mail Systems**
- **Portable Battery-Powered Equipment**
- **Computer Equipment**
- **Advanced Modems**
- **Automotive Systems**
- **Portable Long-Time Monitoring Equipment**
- Point-of-Sale Equipment

#### DESCRIPTION

The TPS3619 and TPS3620 families of supervisory circuits monitor and control processor activity by providing backup-battery switchover for data retention of CMOS RAM.


During power on, RESET is asserted when the supply voltage ( $V_{DD}$  or  $V_{BAT}$ ) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V<sub>DD</sub> and keeps RESET output active as long as V<sub>DD</sub> remains below the threshold voltage (VIT). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V<sub>DD</sub> has risen above V<sub>IT</sub>. When the supply voltage drops below V<sub>IT</sub>, the output becomes active (low) again.

The product spectrum is designed for supply voltages of 3.3 V and 5 V. The TPS3619 and TPS3620 are available in an 8-pin MSOP package and are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.



# TYPICAL OPERATING CIRCUIT

PFI 🗆



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE INFORMATION(1)

PRODUCT	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS3619-33		AFL	TPS3619-33DGK	Tube, 80
1733019-33	019-33		TPS3619-33DGKR	Tape and Reel, 2500
TDC2640 F0		AFM	TPS3619-50DGK	Tube, 80
TPS3619-50	4000 15 - 0500	AFIVI	TPS3619-50DGKR	Tape and Reel, 2500
TDC2620 22	−40°C to +85°C	ANL	TPS3620-33DGKT	Tape and Reel, 250
TPS3620-33		AINL	TPS3620-33DGKR	Tape and Reel, 2500
TDC2620 F0		0.010.4	TPS3620-50DGKT	Tape and Reel, 250
TPS3620-50		ANM	TPS3620-50DGKR	Tape and Reel, 2500

<sup>(1)</sup> For the most current specifications and package information, see the Package Option Addendum located at the end of this data sheet or refer to our web site at www.ti.com.

#### STANDARD AND APPLICATION SPECIFIC VERSIONS



DEVICE NAME	NOMINAL VOLTAGE <sup>(1)</sup> , V <sub>NOM</sub>
TPS3619-33 DGK	3.3 V
TPS3619-50 DGK	5.0 V
TPS3620-33 DGK	3.3 V
TPS3620-50 DGK	5.0 V

For other threshold voltage versions, contact the local TI sales office for availability and lead-time.

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature (unless otherwise noted). (1)

		UNIT
Supply voltage:	$V_{DD}^{(2)}$	7 V
	MR and PFI pins <sup>(2)</sup>	-0.3 V to (V <sub>DD</sub> + 0.3 V)
Continuous output current:	V <sub>OUT</sub> , I <sub>O</sub>	400 mA
	All other pins, I <sub>O</sub> <sup>(2)</sup>	±10 mA
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature range,	, T <sub>A</sub>	-40°C to +85°C
Storage temperature range, T <sub>stg</sub>		−65°C to +150°C
Lead temperature soldering 1,6 mm (	1/16 inch) from case for 10 seconds	+260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	θЈС	θ <sub>JA</sub> (LOW-K)	θ <sub>JA</sub> (HIGH-K)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
DGK	55°C/W	266°C/W	180°C/W	470 mW	3.76 mW/°C	301 mW	241 mW

<sup>(2)</sup> All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000h continuously.



#### RECOMMENDED OPERATING CONDITIONS

At specified temperature range.

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, V <sub>BAT</sub>	1.5	5.5	V
Input voltage, V <sub>I</sub>	(	$V_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub>	0.7 x V <sub>DE</sub>	)	V
Low-level input voltage, V <sub>IL</sub>		$0.3 \times V_{DD}$	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>		300	mA
Input transition rise and fall rate at MR		100	ns/V
Slew rate at $V_{DD}$ or $V_{BAT}$ , $\Delta$ $t/\Delta V$		1	V/μs
Operating free-air temperature range, T <sub>A</sub>	-40	+85	°C

#### **ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions (unless otherwise noted).

	PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT	
			V <sub>DD</sub> = 1.8 V,	$I_{OH} = -400  \mu A$	V <sub>DD</sub> – 0.2 V				
		RESET	$V_{DD} = 3.3 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>DD</sub> – 0.4 V			V	
	LP ob level system to alterna		$V_{DD} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	V <sub>DD</sub> – 0.4 V				
$V_{OH}$	High-level output voltage		V <sub>DD</sub> = 1.8 V,	$I_{OH} = -20 \mu A$	V <sub>DD</sub> – 0.3 V				
		PFO	$V_{DD} = 3.3 \text{ V},$	$I_{OH} = -80 \mu A$	V <sub>DD</sub> – 0.4 V			V	
			$V_{DD} = 5 V$ ,	$I_{OH} = -120 \mu A$	V <sub>DD</sub> – 0.4 V				
			$V_{DD} = 1.8 \text{ V},$	$I_{OL} = -400 \mu A$			0.2		
$V_{OL}$	Low-level output voltage	RESET PFO	$V_{DD} = 3.3 \text{ V},$	$I_{OL} = 2 \text{ mA}$			0.4	V	
			$V_{DD} = 5 V$ ,	$I_{OL} = 3 \text{ mA}$			0.4		
V <sub>res</sub>	Power-up reset voltage (see	<sup>(1)</sup> )	$I_{OL} = 20 \mu A, V_{BAT}$ $V_{DD} > 1.1 V$	> 1.1 V or			0.4	V	
		Normal mode		V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> – 50 mV				
	Normal mode			V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> – 150 mV			V	
$V_{OUT}$				V <sub>DD</sub> = 5 V	V <sub>DD</sub> – 200 mV				
	Datter hashing and		$I_{OUT} = 0.5 \text{ mA},$ $V_{BAT} = 1.5 \text{ V}$	V <sub>DD</sub> = 0 V	V <sub>BAT</sub> – 20 mV				
	Battery-backup mode		$I_{OUT} = 7.5 \text{ mA},$ $V_{BAT} = 3.3 \text{ V}$		V <sub>BAT</sub> – 113 mV			V	
_	V <sub>DD</sub> to V <sub>OUT</sub> on-resistance		$V_{DD} = 5 V$			0.6	1		
r <sub>DS(on)</sub>	V <sub>BAT</sub> to V <sub>OUT</sub> on-resistance		V <sub>DD</sub> = 3.3 V			8	15	Ω	
.,		TPS3619-33			2.88	2.93	3	V	
$V_{IT-}$	Negative-going input threshold voltage (see <sup>(2)</sup> )	TPS3619-50	$T_A = -40^{\circ} \text{C to } 85^{\circ}$	°C	4.46	4.55	4.64		
$V_{PFI}$	- In control voltage (coc )	PFI			1.13	1.15	1.17		
			1.65 V < V <sub>IT</sub> < 2.5 V			20			
		V <sub>IT</sub>	2.5 V < V <sub>IT</sub> < 3.5 V			40			
$V_{hys}$	Hysteresis		3.5 V < V <sub>IT</sub> < 5.5 V			60		mV	
• nys	Tryotorosis	PFI				12		m۷	
		VBSW (see <sup>(3)</sup> )	V <sub>DD</sub> = 1.8 V			55			

The lowest supply voltage at which RESET becomes active.  $t_{r,VDD} \ge 15 \ \mu s/V$ . To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu F$ ) should be placed near the supply terminals. For  $V_{DD} < 1.6 \ V$ ,  $V_{OUT}$  switches to  $V_{BAT}$  regardless of  $V_{BAT}$ .



### **ELECTRICAL CHARACTERISTICS (continued)**

Over recommended operating conditions (unless otherwise noted).

	PARAMETER			NDITIONS	MIN	TYP	MAX	UNIT
I <sub>IH</sub>	High-level input current	MR	$\overline{MR} = 0.7 \times V_{DD}$	V 5 V	-33		-76	^
I <sub>IL</sub>	Low-level input current	IVIR	MR = 0 V	$V_{DD} = 5 V$	-110		-255	μΑ
I	Input current	PFI			-25		25	nA
				$V_{DD} = 1.8 \text{ V}$			-0.3	
Ios	Short-circuit current	PFO	PFO = 0 V	V <sub>DD</sub> = 3.3 V			-1.1	mA
				V <sub>DD</sub> = 5 V			-2.4	
	\/ aupply aurrent	·	$V_{OUT} = V_{DD}$	$V_{OUT} = V_{DD}$			40	^
I <sub>DD</sub>	V <sub>DD</sub> supply current		$V_{OUT} = V_{BAT}$				40	μΑ
	V <sub>BAT</sub> supply current		$V_{OUT} = V_{DD}$	$V_{OUT} = V_{DD}$			0.1	^
I <sub>(BAT)</sub>			$V_{OUT} = V_{BAT}$				0.5	μΑ
C <sub>i</sub>	Input capacitance		V <sub>I</sub> = 0 V to 5 V			5		pF

#### **TIMING REQUIREMENTS**

At R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> =  $-40^{\circ}$ C to +85 $^{\circ}$ C.

PARAMETER			TEST CONDITIONS		TYP	MAX	UNIT
	Pulse width	at V <sub>DD</sub>	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	6			μs
'w	Fuise width	at MR	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns


#### **SWITCHING CHARACTERISTICS**

At R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub>= 50 pF, T<sub>A</sub>= -40°C to +85°C.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$V_{DD} \ge V_{IT} + 0.2 \text{ V}, \overline{\text{MR}} \ge 0.7 \text{ x } V_{DD}$ See timing diagram	60	100	140	ms
		V <sub>DD</sub> to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V}, V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	
t <sub>PHL</sub>	Propagation (delay) time,	PFI to PFO delay	$V_{IL} = V_{PFI} - 0.2 \text{ V}, V_{IH} = V_{PFI} + 0.2 \text{ V}$		3	5	μs
YPAL	high-to-low level output	MR to RESET	$V_{DD} \ge V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD},$ $V_{IH} = 0.7 \text{ x } V_{DD}$		0.1	1	μο



#### **TIMING DIAGRAM**



**Table 1. FUNCTION TABLE** 

$V_{DD} > V_{IT}$	$V_{DD} > V_{BAT}$	MR	V <sub>OUT</sub>	RESET
0	0	0	$V_{BAT}$	0
0	0	1	$V_{BAT}$	0
0	1	0	$V_{DD}$	0
0	1	1	$V_{DD}$	0
1	0	0	$V_{DD}$	0
1	0	1	$V_{DD}$	1
1	1	0	$V_{DD}$	0
1	1	1	$V_{DD}$	1


PFI > V <sub>PFI</sub>	PFO		
0	0		
1	1		
CONDITION.: V <sub>DD</sub> > V <sub>DD MIN</sub>			



#### **Table 2. TERMINAL FUNCTIONS**


TER	TERMINAL		DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
GND	3	1	Ground		
MR	6	1	Manual reset input		
PFI	4	I	Power-fail comparator input		
PFO	5	0	Power-fail comparator output		
RESET	7	0	Active-low reset output		
V <sub>BAT</sub>	8	1	Backup-battery input		
$V_{DD}$	2	I	Input supply voltage		
V <sub>OUT</sub>	1	0	Supply output		


### **FUNCTIONAL BLOCK DIAGRAM**








#### TYPICAL CHARACTERISTICS

















#### **TYPICAL CHARACTERISTICS (continued)**






HIGH-LEVEL OUTPUT VOLTAGE AT RESET










#### TYPICAL CHARACTERISTICS (continued)









Minimum Pulse Duration at PFI –  $\mu$  S

#### **DETAILED DESCRIPTION**

#### **Battery Freshness Seal (TPS3619)**

The battery freshness seal of the TPS3619 family disconnects the backup-battery from internal circuitry until it is needed. This function prevents the backup-battery from being discharged unitl the final product is put to use. The following steps explain how to enable the freshness seal mode.

- 1. Connect  $V_{BAT}$  ( $V_{BAT} > V_{BAT}$  min)
- 2. Ground PFO
- 3. Connect PFI to  $V_{DD}$  (PFI =  $V_{DD}$ )
- 4. Connect  $V_{DD}$  to power supply  $(V_{DD} > V_{IT})$  and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is automatically removed by the positive-going edge of RESET when V<sub>DD</sub> is applied.

#### Power-Fail Comparator (PFI and PFO)


An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold  $V_{\text{IT}(PFI)}$  of typical 1.15 V, the power-fail output (PFO) goes low. If  $V_{\text{IT}(PFI)}$  goes above  $V_{\text{(PFI)}}$ , plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{\text{(PFI)}}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to assure that the current in the PFI pin can be ignored compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and  $\overline{\text{PFO}}$  left unconnected.

#### **Backup-Battery Switchover**

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup battery is installed at  $V_{BAT}$ , the device automatically switches the connected RAM to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , these supervisors do not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 15- $\Omega$  switch) when  $V_{DD}$  falls below  $V_{IT}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or until  $V_{DD}$  rises above the reset threshold  $V_{IT}$ .  $V_{OUT}$  connects to  $V_{DD}$  through a 1- $\Omega$  (max) PMOS switch when  $V_{DD}$  crosses the reset threshold.

FUNCTION TABLE							
$V_{DD} > V_{BAT}$	$V_{DD} > V_{IT}$	V <sub>OUT</sub>					
1	1	$V_{DD}$					
1	0	$V_{DD}$					
0	1	$V_{DD}$					
0	0	$V_{BAT}$					





V<sub>BAT</sub> - Backup-Battery Supply Voltage - V

Figure 13. Normal Supply Voltage vs Backup-Battery Supply Voltage

www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3619-33DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFL	Samples
TPS3619-33DGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFL	Samples
TPS3619-33DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFL	Samples
TPS3619-33DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFL	Samples
TPS3619-50DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFM	
TPS3619-50DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFM	Samples
TPS3620-33DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ANL	Samples
TPS3620-33DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ANL	Samples
TPS3620-50DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ANM	Samples
TPS3620-50DGKT	LIFEBUY	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ANM	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3619-33DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3619-50DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3620-33DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3620-33DGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3620-50DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3620-50DGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3619-33DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3619-50DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3620-33DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3620-33DGKT	VSSOP	DGK	8	250	358.0	335.0	35.0
TPS3620-50DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3620-50DGKT	VSSOP	DGK	8	250	358.0	335.0	35.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated