











TPS43340-Q1

SLVSB16E - NOVEMBER 2011 - REVISED DECEMBER 2015

TPS43340-Q1 Low-I_Q, 30-μA, High-V_{IN} Quad-Output Power Supply

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C **Ambient Operating Temperature**
 - Device HBM ESD Classification Level H1C
 - Device CDM ESD Classification Level C3B
- Input Range up to 40 V, (Transients up to 60 V)
- Input Voltage Range: 4 V to 40 V
 - Transients up to 60 V
- **Dual-Output Synchronous Buck Controller**
 - Peak Gate Drive Current 0.6 A
 - Automatic Low-Power Mode Operation
 - Low-Power-Mode I_O: 30 μA (One Buck On), 35 µA (Two Bucks On)
- Low Shutdown Current, $I_{sh} = 5 \mu A$ Typical
- Single Synchronous Buck Regulator Converter BUCK3
 - Max Output Current 2 A
- Linear Regulator LREG1
- Separate Enable Inputs (EN1, EN2, EN3, EN4)
- Internal Oscillator, Programmable via External Resistor, 150 kHz to 600 kHz for Switching Frequency f_{SW_BUCK1,2,3}
- Integrated PLL, External Synchronization Frequency: 150 kHz to 600 kHz
- Switch-Mode Regulators Operate With 180° Phase-Shift
- Reset Output for All Output Rails
- Supply and Overvoltage Detection and Shutdown
- Thermally Enhanced PowerPAD™ Package
 - 48-Pin HTQFP (PHP)

2 Applications

- Automotive Infotainment, Head Unit, Navigation, Audio and Clusters
- Advanced Driver Assistance System (ADAS)
- Automotive and Industrial Multi-Rail DC Power Distribution Systems

3 Description

The TPS43340-Q1 is a quad rail power supply featuring two synchronous Buck Controller with 0.6-A gate drive, one synchronous 2-A Buck Converter and a 300-mA LDO with low quiescent current. The device is designed to power the entire system including MCU and DSP straight from the car battery respectively input voltages up to 40 V. The device features integrated short-circuit and overcurrent protection on the gate-drive outputs for the buck regulator controllers and independent currentfoldback control for each buck regulator supply during regulator output short to ground. Each output supply incorporates a soft start to ensure that on initial power up these regulated outputs are not in current limit. Implementation of reset delay on power up allows the outputs of Buck1, Buck2, Buck3 and the linear regulator to get to stable regulation. An external capacitor sets the delay to a maximum range of 300 ms. Each power-supply output has adjustable output voltage based on the external resistor-network settings. The device has sequencing control during power up and power down of the output rails, based on the enable-and-disable control or soft start.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS43340-Q1	HTQFP (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	8	Application and Implementation	26
2	Applications 1		8.1 Application Information	26
3	Description 1		8.2 Typical Application	26
4	Revision History2	9	Power Supply Recommendations	31
5	Pin Configuration and Functions 4	10	Layout	31
6	Specifications7		10.1 Layout Guidelines	31
·	6.1 Absolute Maximum Ratings 7		10.2 Layout Example	32
	6.2 ESD Ratings8		10.3 Power Dissipation	32
	6.3 Recommended Operating Conditions		10.4 Thermal Considerations	
	6.4 Thermal Information	11	Device and Documentation Support	36
	6.5 Electrical Characteristics 9		11.1 Device Support	
	6.6 Typical Characteristics		11.2 Documentation Support	
7			11.3 Community Resources	
7	Detailed Description		11.4 Trademarks	
	7.1 Overview		11.5 Electrostatic Discharge Caution	
	7.2 Functional Block Diagram		11.6 Glossary	
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes	12	Information	36
	E: Page numbers for previous revisions may differ from pa	age numb	ers in the current version.	D
han	ges from Revision D (July 2015) to Revision E			Page
U	pdate the HBM ESD ratings and added the MM ESD ratin	ng back in	the ESD Ratings table	8
han	ges from Revision C (January 2013) to Revision D			Page
S	dded ESD Ratings table, Feature Description section, Desection, Power Supply Recommendations section, Layout selection, Packaging, and Orderable Information section	section, D	evice and Documentation Support section, ar	nd
han	ges from Revision B (April 2012) to Revision C			Page
A	dded bullets to top of Features list			1
A				1

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




www.ti.com

•	Renamed VBUCKx to V _{OUTx}	20
•	Added (Farads) to Equation 4	
•		
•	Changed "resistor" to "V _{OUT3} "	20
•	Revised Figure 18	23
•	Changed "VBAT" to "V _{IN} "	24
•	Modified power-dissipation equations	27
•	Buck2 Component Selection, modified Equation 22, Equation 25, Equation 26, and Equation 29, Equation 31	28
•	Added Equation 27, Equation 28, Equation 30, and Equation 32	28
•	Buck3 Component Selection, modified Equation 34, Equation 36, Equation 37, and Equation 38,	29
•	Added Equation 39, Equation 40, Equation 41, and Equation 43	29
•	Modified several equations in Summary of Equations table	33
•	Modified several equations in Summary of Equations table	34
C	hanges from Revision A (January 2012) to Revision B	Page
•	Changed Feedback input to Supply sense input in Abs Max Ratings table	7
•	Inserted Input voltage for Buck 2 information in the Recommended Operating Conditions table	8
•	Added VIN2SENSE = 4 V to 40 V in Electrical Characteristics table header.	<u>S</u>
•	Changed I _{q_LPM} to I _q , changed LPM quiescent current to Quiescent current, and changed the conditions for EN in the Electrical Characteristics table.	9



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BOOT1	48	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck converter Buck1. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
BOOT2	37	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck converter Buck2. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
воотз	14	I	A capacitor between BOOT3 and PH3 acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck converter Buck3. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
COMP1	8	0	Error amplifier output of Buck1 and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the respective inductor. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
COMP2	29	0	Error amplifier output of Buck2 and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the respective inductor. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Pin Functions (continued)

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
COMP3	18	0	Error amplifier output of Buck3 and compensation node for voltage loop stability. The voltage at this node sets the target for the peak current through the respective inductor.
EN1	22	I	Enable input for Buck1. This input has an internal pullup with approximately 0.5 µA of current.
EN2	21	I	Enable input for Buck2. This input has an internal pullup with approximately 0.5 µA of current.
EN3	20	I	Enable input for Buck3. This input has an internal pullup with approximately 0.5 µA of current.
EN4	47	I	Enable input for LREG1 (active-high with an internal pullup current source). An input voltage higher than V_{IH} enables the regulator, whereas an input voltage lower than V_{IL} disables the regulator. This input has an internal pullup with approximately 0.5 μ A of current.
EXTSUP	40	I	One can use EXTSUP to supply the VREG regulator from one of theTPS43340 buck regulator rails to reduce power dissipation in cases where there is an expectation of high VIN. When EXTSUP is open or lower than 4.6 V, VIN powers the regulator. If EXTSUP is unused, leave the pin open without a capacitor installed.
GL1	3	0	External low-side N-channel MOSFET gate drive for buck regulator Buck1. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GL2	34	0	External low-side N-channel MOSFET for buck regulator This output can drive Buck2. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GND	26	0	Analog ground reference
GPULL	39	0	Gate-driver output to implement the reverse-battery protection by an external PMOS. See the Application Information section for more details.
GU1	1	0	External high-side N-channel MOSFET gate drive for buck regulator Buck1. The output provides high peak currents to drive capacitive loads. The gate-drive reference is a floating-ground reference provided by PH1 and has a voltage swing provided by BOOT1.
GU2	36	0	This output can drive an external high-side N-channel MOSFET for buck regulator Buck2. The output provides high peak currents to drive capacitive loads. The gate-drive reference is a floating-ground reference provided by PH2 and has a voltage swing provided by BOOT2.
LREG1	46	0	Linear regulator output. Decouple with a low-ESR ceramic output capacitor in the range of 1 μ F to 47 μ F connected from this terminal to ground.
PGND1	4	0	Power ground connection for the GL1 driver. Connect to the source of the low-side N-channel MOSFET of Buck1.
PGND2	33	0	Power ground connection to the source of the low-side N-channel MOSFETs of Buck2
PGND3	12	0	Buck3 power ground
PH1	2	0	Switching terminal of buck regulator Buck1, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desirable.
PH2	35	0	Switching terminal of buck regulator Buck2, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desirable.
PH3	13	0	Switching terminal of buck converter Buck3. Also provides a floating ground reference for the high-side MOSFET gate-driver circuitry
Rdelay	24	0	The capacitor at the Rdelay pin sets the power-good delay interval used to de-glitch the outputs of the power-good comparators. Leaving this pin open sets the power-good delay to an internal default value of 20 µs, typical.
RST1	9	0	Open-drain power-good output for Buck1, with a 50-k Ω pullup resistor to S2. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls by RSTx _{th1} of the set value.
RST2	28	0	Open-drain power-good output for Buck2 with a 50 k Ω pullup resistor to S4. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls by RSTx _{th1} of the set value.
RST3	16	0	Open-drain power-good output for Buck3. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls by RSTx _{th1} of the set value.
RST4	44	0	Open-drain power-good indicator pin for LREG1, with a 50-k Ω pullup resistor to LREG1. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls by RSTx _{th1} of the set value.

Copyright © 2011–2015, Texas Instruments Incorporated



Pin Functions (continued)

PIN			
NAME	NO.	1/0	DESCRIPTION
RT	25	0	Connecting a resistor to analog ground on this pin sets the operating switching frequency of the buck controllers and converter. Shorting this pin to ground or leaving it open defaults operation to 400 kHz for the buck controllers and the converter.
S1	6	I	
S2	5	I	High-impedance differential-voltage inputs from the current-sense element (sense resistor or
S3	31	I	inductor DCR) for the buck controller. For details, see the Functional Description section.
S4	32	ı	
SLEW	19	I	Slew rate (dV/dt) selector of the internal high-side switching MOSFET for Buck3. For details, see the <i>Application Information</i> section.
SS1	10	0	Soft-start or tracking input for buck controller Buck1. The buck controller regulates the VSENSE1 voltage to the lower of 0.8 V or the SS1 pin voltage. An internal pullup current source of 1 µA is present at the pin, and use of an appropriate capacitor connected here can set the soft-start ramp duration. Alternatively, use of a resistor divider from another supply can provide a tracking input to this pin.
SS2	27	0	Soft-start or tracking input for buck controller Buck2. The buck controller regulates the VSENSE2 voltage to the lower of 0.8 V or the SS2 pin voltage. An internal pullup current source of 1 µA is present at the pin, and use of an appropriate capacitor connected here can set the soft-start ramp interval. Alternatively, use of a resistor divider from another supply can provide a tracking input to this pin.
SS3	15	0	Soft-start or tracking input for buck converter Buck3. The buck converter regulates the VSENSE3 voltage to the lower of 0.8 V or the SS3 pin voltage. An internal pullup current source of 1 µA is present at the pin, and an appropriate capacitor connected here can set the soft-start ramp duration. Alternatively, use of a resistor divider from another supply can provide a tracking input to this pin.
SYNC	23	I	PLL synchronization, low-power mode-control pin. If an external clock is present on this pin, the device detects it and the internal PLL locks on to the external clock. This overrides the internal oscillator frequency. The device can synchronize to frequencies from 150 kHz to 600 kHz. For details, see the <i>Application Information</i> section.
VIN	41	ı	Main Input pin. This is the buck controller and buck converter input pin. Additionally, it powers the internal control circuits of the device. Connect a bypass capacitor to filter noise between this pin and signal ground.
VIN2SENSE	43	ı	Supply-voltage sense input for the current mode of Buck2. Connect to the drain of the high-side-FET of Buck2. Cascading Buck1 as the supply for the Buck2 configuration does not support LPM on Buck2.
VLR1	42	1	The VLR1 terminal is the input voltage source for the linear regulator supply. This pin requires an input capacitor to ground to filter any noise present on the line.
VREG	38	0	This pin requires an external capacitor to provide a regulated supply for the gate drivers of the buck controllers and converter. The regulator can obtain power either from VIN or EXTSUP. This pin has current limit-protection; do not use it to drive any other loads.
VSENSE1	7	I	Feedback voltage pin for Buck1. For details, see the Application Information section.
VSENSE2	30	I	Feedback voltage pin for Buck2. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
VSENSE3	17	ı	Feedback voltage pin for Buck3. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
VSENSE4	45	I	Feedback voltage pin for linear regulator LREG1. LREG1 regulates the feedback voltage to the internal reference. A suitable resistor divider network between the LDO output and the feedback pin sets the desired output voltage. See the LREG1 parameters and the <i>Application Information</i> section.
VSUP	11	I	Power supply for the Buck3 regulator. Provide good decoupling to PGND3 with a ceramic capacitor close to the pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
Supply inputs	Input voltage	VIN	-0.3	60	V	
	Enable inputs	EN1, EN2	-0.3	60	V	
	Bootstrap supplies	BOOT1, BOOT2	-0.3	-0.3 60 -0.3 60 -0.3 68 -0.3 8.8 -1 60 -2 -0.3 13 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 8.8 -0.3 13 -0.3 60 -0.3 13 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 7 -0.3 60 -0.3 13	V	
	Bootstrap supplies	BOOT1-PH1, BOOT2-PH2, BOOT3-PH3	-0.3		V	
	Phase issues	PH1, PH2	-1		V	
	Phase inputs	PH1, PH2 (for 100 ns)	-2		V	
	Feedback inputs	VSENSE1, VSENSE2	-0.3	13	V	
	Error-amplifier outputs	COMP1, COMP2	-0.3	60 60 68 8.8 60 13 13 1 8.8 8.8 13 2 13 13 13 13 13 13 13 13 13 13	V	
Buck controller	Peak output currents from external MOSFET driver	GU1,GU2, GL1,GL2			Α	
Buck1 and Buck2	Estamal MOCEET division	GL1-PGND1,GL2-PGND2	-0.3	8.8		
Buck controller Buck1 and Buck2 Extern Currer Absolu Soft st Power Switch Extern Input s	External MOSFET driver	GU1-PH1,GU2-PH2	-0.3	8.8	V	
	Current-sense voltage	S1, S2, S3, S4	-0.3	13	V	
	Absolute differential voltage	S1 – S2 , S3 – S4		2	V	
	Soft start	SS1, SS2	-0.3	13	V	
	Power-good outputs	RST1, RST2	-0.3	13	V	
	Switching-frequency oscillator	RT	-0.3	-0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13	V	
	External input clock	SYNC	-0.3		V	
	External input supply for gate drive	EXTSUP	-0.3	13	V	
	Input supply	VSUP	-0.3	13		
	Slew-rate setting	SLEW	-0.3	13		
	Enable input	EN3	-0.3	13		
	Bootstrap supply	воотз	-1	20		
Buck converter	Phone inpute	PH3	-1	13	V	
Buck3	Phase inputs	PH3 (for 100 ns)	-2		V	
	Feedback input	VSENSE3	-0.3	13		
	Soft start	SS3	-0.3	13		
	Power-good output	RST3	-0.3	13		
	Error-amplifier output	COMP3	-0.3	60 60 68 8.8 60 13 13 13 13 13 13 13 13 13 13		
	Input voltage	VLR1	-0.3	60		
	Output voltage	LREG1	-0.3	7		
Linear regulator LREG1	Enable input	EN4	-0.3	60	V	
LIKEOT	Power-good output	RST4	-0.3	8.8		
	Feedback inputs	VSENSE4	-0.3	13		
	PMOS driver	GPULL	-0.3	60	V	
	Zener clamp current	GPULL		-0.3 68 -0.3 8.8 -1 60 -2 -0.3 -0.3 13 -0.3 13 -0.3 8.8 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 13 -0.3 60 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0.3 8.8 -0	mA	
GPULL, Rdelay, VREG, VIN2SENSE	Internal regulator	VREG	-0.3		V	
VIINZOLINOL	Reset delay	Rdelay	-0.3	8.8	V	
	Supply sense input	VIN2SENSE	-0.3	60	V	
	Junction temperature: T _J		-40	150		
Temperature	Operating temperature: T _A		-40	125	°C	
	Storage temperature: T _{STG}		-55	165	1	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 ESD Ratings

				VALUE	UNIT	
V _(ESD) Electrostatic discharge		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins except VLR1	±2000		
	per AEC Q100-002 ⁽¹⁾	VLR1	±1000			
	Electrostatic	Charged device model (CDM), per AEC Q100-011	Corner pins (1, 12, 13, 24, 25, 36, 37, and 48)	±750	\ <u>/</u>	
	discharge		Other pins	±500	V	
		Marakira aradal (MANA)	All pins except RSTx	±200		
		Machine model (MM)	RSTx	±100	-	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
0 1 : .	Input voltage	VIN	4		40	V
Supply inputs	Input voltage for Buck 2	VIN2SENSE	4		40	V
	Enable inputs	EN1, EN2	0		40	V
	Bootstrap inputs	BOOT1, BOOT2	4		40 40	V
	B	PH1, PH2	-0.6		40	V
	Phase inputs	PH1, PH2 (for 50 ns)	-2			V
	Feedback inputs	VSENSE1, VSENSE2	0		40 40 40 48 40 6 6 6 0.75 11 6 11 1.2 9 9 10 V _{REG} 6 18 11 6 40 5.25 40 5.25 6 40 6	V
	Error-amplifier outputs	COMP1, COMP2	0			V
	Peak output currents from external MOSFET driver	GU1,GU2, GL1,GL2			0.75	Α
	Current-sense voltage	S1, S2, S3, S4	0		40 40 40 48 48 40 6 6 6 0.75 11 6 11 1.2 9 9 10 V _{REG} 6 18 11 6 40 5.25 40 5.25 6 40 6	V
	Soft start	SS1, SS2	0			V
	Power-good outputs	RST1, RST2	0			V
	Switching-frequency setting	RT	0			V
	External input clock	SYNC	0			V
	External input supply for gate drive	EXTSUP	0		9	V
Input voltage for Buck 2	Input supply	VSUP	4		10	
	Slew-rate setting	SLEW	0		V_{REG}	
	0					
	Boot inputs	воотз	0		40 40 40 48 40 6 6 6 0.75 11 6 11 1.2 9 9 10 V _{REG} 6 18 11 6 40 5.25 40 5.25 6 40 6	
Buck converter	Dharasianata	PH3	-1		11	.,
Buck3	Phase inputs	PH3 (for 50 ns)	-2			V
	Feedback input	VSENSE3	0		40 40 40 48 40 66 66 0.75 11 61 11 1.2 9 9 10 V _{REG} 66 18 11 6 40 5.25 40 5.25 6 40 6	
	Soft start	SS3	0			
	Power-good output	RST3	0			
	Error-amplifier output	COMP3	0			
	Input voltage	VLR1	4		40	
	Output voltage	LREG1	0.8		V _{REG} 6 18 11 6 6 11 6 40 5.25	
	Enable input	EN4	0		40	V
LICEOT	Power-good output	RST4	0		5.25	
	Feedback inputs	VSENSE4	0		6	
DMOO debuse	PMOS driver	GPULL	4		40	.,
PIVIOS driver	Internal regulator	VREG	0		6	V
Temperature ratings	Operating temperature, T _A	•	-40		125	°C



6.4 Thermal Information

		TPS43340-Q1	
	THERMAL METRIC ⁽¹⁾	PHP (HTQFP)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	12.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

 $V_{IN} = V_{LR1} = 8 \text{ V to } 18 \text{ V}, V_{SUP} = 4 \text{ V to } 10 \text{ V}, V_{IN2SENSE} = 4 \text{ V to } 40 \text{ V}, T_{J} = -40 ^{\circ}\text{C to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

IIV LIXI	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY	,						
V _{IN}	Input voltage required for device on initial start-up			6.5		40	V
	Operating range after initial start-up			4			V
V	Input voltage required for device of initial start-up Operating range after initial start-up Undervoltage lockout Device operating range for linear regulator Quiescent current Quiescent current Shutdown current at T _A = 25°C Shutdown current at T _A = 125°C Shutdown current at T _A = 125°C	V _{IN} falling. After apply. (1)	er a reset, initial start-up conditions may	3.5	3.6	3.8	V
V _{IN UV}	Ondervoltage lockout	V _{IN} rising. After apply. (1)	r a reset, initial start-up conditions may		3.8	4	V
V_{LR1}				4		40	V
			EN1 = 1, LPM; EN2,3,4 = 0		30	40	
			EN2 = 1, LPM; EN1,3,4 = 0		30	40	
		T _A = 25°C	EN4 = 1, LPM; EN1,2,3 = 0		48	60	μA
			EN1,2 = 1, LPM; EN3,4 = 0		35	45	
	Quiescent current		EN3,4 = 1, EN1,2 = 0		4	4.5	mA
lQ		T _A = 125°C	EN1 = 1, LPM; EN2,3,4 = 0		40	50	μΑ
			EN2 = 1, LPM; EN1,3,4 = 0		40	50	
			EN4 = 1, LPM; EN1,2,3 = 0		52	60	
			EN1,2 = 1, LPM; EN3,4 = 0		40	45	
			EN3,4 = 1, EN1,2 = 0		5		mA
		T _A = 25°C	$V_{\rm IN}$ = 13 V, Buck1: CCM, Buck2: off, or $V_{\rm IN}$ = 13 V, Buck2: CCM, Buck1: off, or $V_{\rm IN}$ = 13 V, Buck1 and Buck2: CCM		5		mA
I _{VIN}	Quiescent current	T 40500	Normal operation, SYNC = 5 V		5		mA
			V _{IN} = 13 V, Buck1: CCM, Buck2: off		5		
		T _A = 125°C	V _{IN} = 13 V, Buck2: CCM, Buck1: off		5		
			V _{IN} = 13 V, Buck1, 2: CCM		7		
I _{VIN-SD}	Shutdown current at T _A = 25°C	EN1,2,3,4 = 0:	off, V _{IN} = V _{LR1} = 13 V		5	10	μΑ
I _{VIN-SD}	Shutdown current at T _A = 125°C	EN1,2,3,4 = 0:	off, V _{IN} = V _{LR1} = 13 V			20	μΑ
I _{VLRI-SD}	Shutdown current at T _A = 125°C	EN1,2,3,4 = 0:	off, V _{IN} = V _{LR1} = 13 V			5	μΑ
INTERNAL SUF	PPLY VREG						
M	Internal regulated supply	V _{IN} = 8 V to 18	V, EXTSUP = 0 V, SYNC = High	5.5.	5.8	6.1	V
V_{REG}	Load regulation	EXTSUP = 0 V, SYNC = High I _{VREG} = 0 mA to 100 mA			0.2%	1%	
	Internal regulated supply	EXTSUP = 8.5	V	7.2.	7.5	7.8	V
V _{REG-EXTSUP}	Load regulation	EXTSUP = 8.5 SYNC = High	V to 13 V, $I_{VREG} = 0$ mA to 125 mA,		0.2%	1%	
V _{EXTSUP-VREG}	EXTSUP switch-over voltage	I _{VREG} = 0 mA to	o 100 mA, EXTSUP ramping positive	4.4	4.6	4.8	V

⁽¹⁾ If V_{BAT} and V_{REG} remain adequate, the buck can continue to operate if V_{IN} is > 3.8 V



Electrical Characteristics (continued)

 $V_{IN} = V_{LR1} = 8 \text{ V to } 18 \text{ V}, V_{SUP} = 4 \text{ V to } 10 \text{ V}, V_{IN2SENSE} = 4 \text{ V to } 40 \text{ V}, T_J = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{EXTSUP-HYS}	EXTSUP switch-over hysteresis		150		250	mV
I _{REG-LIM}	Current limit on VREG	EXTSUP = 0 V normal mode as well as LPM	100		400	mA
I _{REG-EXTSUP-LIM}	Current limit on VREG when using EXTSUP	I_{VREG} = 0 mA to 100 mA, EXTSUP = 8.5 V, SYNC = High	125		400	mA
INPUT VOLTAG	E VIN - OVERVOLTAGE LOCK OUT AN	ND REVERSE POLARITY PROTECTION				
.,	0 1 1 1	VIN rising	45	46	47	V
V _{OVLO}	Overvoltage shutdown	VIN falling	43	44	45	V
OVLO _{Hys}	Hysteresis		1	2	3	V
OVLO _{filter}	Filter time			5		μs
$V_{\sf GD}$	Clamping voltage of ext. FET	VIN - GPULL		17		V
R _{GPULL}	Internal resistance to GND			500		kΩ
BUCK CONTRO	DLLERS				,	
V _{OUT1} , V _{OUT2}	Adjustable output voltage range		0.9		11	V
	Internal reference voltage and	. varvar	0.792	0.8	0.808	V
V_{REF}	tolerance in normal mode	Measure VSENSEx pin	-1%		1%	
	Internal reference voltage and		0.784	0.8	0.816	V
$V_{REF, LPM}$	tolerance in low-power mode	Measure VSENSEx pin	-2%		2%	
	V _{SENSE} for forward-current limit in CCM	VSENSEx = 0.75 V, duty cycles < 10%	60	75	90	mV
V _{SENSE}	V _{SENSE} for reverse-current limit in CCM	VSENSEx = 1 V	-65	-37.5	-23	mV
V _{I-Foldback}	V _{SENSE} for output short	VSENSEx = 0 V (foldback)	17	43.8	48	mV
t _{dead}	Shoot through delay, blanking time			20		ns
	High-side minimum on-time			100		ns
DC _{NRM}	Maximum duty cycle (digitally controlled)			98.75%		
DC _{LPM}	Duty cycle LPM				80%	
I _{LPM_Entry}	LPM entry threshold load current as fraction of maximum set load current			1%		
V _{LPM_Exit}	LPM exit threshold load current as fraction of maximum set load current			10%		
HIGH-SIDE EXT	ERNAL NMOS GATE DRIVERS FOR BI	UCK CONTROLLERS			,	
I _{GUx_peak}	Gate driver peak current			0.6		Α
r _{DS(on)}	Source and sink driver	V _{REG} = 5.8 V, I _{GUx} current = 200 mA		5		Ω
	OS GATE DRIVERS FOR BUCK CONTR	OLLERS			-	
I _{GLx_peak}	Gate driver peak current			0.6	I	Α
r _{DS(on)}	Source and sink driver	V _{REG} = 5.8V, I _{GLx} current = 200 mA		5		Ω
INTERNAL OSC	CILLATOR (RT)		1			
f _{SW}	Buck switching frequency	RT pin: GND	360	400	440	kHz
f _{SW}	Buck switching frequency	RT pin: 60 kΩ external resistor	360	400	440	kHz
f _{SW-adj}	Buck adjustable range with external resistor	RT pin: external resistor	150		600	kHz
f _{sync}	Buck synch. range	External clock input on SYNC	150		600	kHz
V _{RT}	Oscillator reference voltage			1.2		V
t _{SW-Prop dly}	SYNC rising edge to PH rising edge delay		0	20	40	ns
t _{SW-Trans-delay}	Last SYNC rising edge to return to resistor mode if CLK is not present on SYNC pin			20		μs

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated

10



Electrical Characteristics (continued)

 $V_{IN} = V_{LR1} = 8 \text{ V to } 18 \text{ V}, V_{SUP} = 4 \text{ V to } 10 \text{ V}, V_{IN2SENSE} = 4 \text{ V to } 40 \text{ V}, T_J = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ERROR AMPLIF	IER (OTA) FOR BUCK CONTROLLERS	S AND BUCK CO	NVERTER					
I _{PULLUP_VSENSEx}	Pullup current at VSENSEx pins	VSENSEx = 0 V		50	100	200	nA	
gm	Forward transconductance	COMP1, COMP2 feedback loop	2 = 0.8 V; source/sink = 5 μA, Test in	0.7	0.9	1.35	mS	
EXTERNAL CLO	CK AND ENABLE INPUTS: SYNC. EN	1, EN2, EN3, EN4						
V _{IH}	Higher threshold	V _{IN} = 13 V		1.7			V	
V _{IL}	Lower threshold	V _{IN} = 13 V				0.7	V	
R _{IH}	Pulldown resistance	V _{SYNC} = 5 V			500		kΩ	
I_{IL_ENx}	Pullup current	$V_{ENx} = 0V$			0.5	2	μΑ	
t _{deglitch}	Deglitch time, ENx			2		16	μs	
LINEAR REGULA	ATOR LREG1							
V _{LREG1}	Regulated output range	$I_L = 10 \mu\text{A} \text{ to } 300$) mA	0.8		5.25	V	
V_{REF}	Internal reference voltage tolerance	Referred to 0.8-\	/ V _{REF} , measured at VSENSE4	-2.5%		2.5%		
		V.v. = V. s.; 6 V	ΔV_{OUT} , $V_{OUT} = 5 \text{ V}$			15		
V _{line-reg}	Line regulation	V _{IN} = V _{LR1} : 6 V to 28 V, I _{OUT} 4	ΔV_{OUT} , $V_{OUT} = 3.3 \text{ V}$			15	mV	
		= 10 mA,	ΔV_{OUT} , $V_{OUT} = 1.5 \text{ V}$			15		
		I _{OUT4} = 10 mA	ΔV_{OUT} , $V_{OUT} = 5 \text{ V}$			10		
V _{load-reg}	Load regulation	to 300 mA, V _{IN}	ΔV_{OUT} , $V_{OUT} = 3.3 \text{ V}$			10	mV	
		= 14 V	ΔV_{OUT} , $V_{OUT} = 1.5 \text{ V}$			10		
\/	Drop out voltage	$V_{IN} = V_{LR1} = 4 V_{IR1}$			500	mV		
$V_{Dropout}$	Drop out voltage	V _{IN} = 9 V, V _{LR1} =	V _{IN} = 9 V, V _{LR1} = 4 V: I _{OUT} = 150 mA			300	mv	
I _{OUT4}	Output current	V _{OUT} in regulation	n	0.01		300	mA	
I _{LREG1-CL}	Output current limit	V _{OUT} = 0 V		400		1000	mA	
dV _{LREG1} / dt	Output soft start slew rate				5		V/ms	
		V _{ripple} = 0.5	Freq = 100 Hz		60			
PSRR	Power supply ripple rejection	V _{PP} , I _{OUT} = 300 mA	Freq = 150 kHz		25		dB	
V _{TH-CP ONp}	Charge-pump turnoff voltage, $V_{\rm IN}$ rising				9.4		V	
6. 6.14	Hysteresis				0.18		V	
	Low-load current-detection threshold	I _{OUT} 4 falling			2		mA	
I _{TH-CP-OFF}	Low-load current-detection hysteresis				4		mA	
SOFT START SS	SX .							
I _{SSx}	Soft-start source current	SSx = 0 V		0.75	1	1.25	μΑ	
RESET RSTx								
RST _{pullup}	RST1 to S2, RST2 to S4, RST4 to LREG1 internal pullups				50		kΩ	
RSTx _{th1}	Reset threshold	VSENSEx falling		-5	-7	-9.5	%VREF	
RSTx _{hys}	Hysteresis				2		%VREF	
	Malta na dana	I _{RSTx} = 5 mA				450	mV	
RSTx _{drop} Voltage drop		I _{RSTx} = 1 mA			100	mV		
RSTx _{leak}	Leakage	V _{S2} = V _{S4} = V _{RSTx} = 13 V, RST4 = 8 V				1	μΑ	
t _{deglitch}	Power-good deglitch time			2		16	μs	
t _{delay}	Reset release delay	External capacitor = 1 nF			1		ms	
t _{delay_fix}	Fixed reset delay	No external capacitor, Rdelay pin open			20	50	μs	
I _{OH}	Activate current source (current to charge external capacitor)	Current to charg	e external capacitor	30	40	50	μΑ	
I _{IL}	Activate current sink (current to discharge external capacitor)	Current to discha	arge external capacitor	30	40	50	μΑ	

Copyright © 2011–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

 $V_{IN} = V_{LR1} = 8 \text{ V to } 18 \text{ V}, V_{SUP} = 4 \text{ V to } 10 \text{ V}, V_{IN2SENSE} = 4 \text{ V to } 40 \text{ V}, T_J = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYNCHRONOL	JS BUCK CONVERTER BUCK3					
V _{SUP}	Buck3 supply voltage		4		10	V
\/	Duels under selte se le else st	V _{SUP} falling	3.6	3.7	3.8	V
V _{SUP_UV}	Buck3 undervoltage lockout	V _{SUP} rising	3.7	3.8	3.9	V
	High-side switch	V _{SUP} = 9 V, V _{Boot3 -PH3} = 5.8 V		0.14	0.28	Ω
r _{DS(on)}	Low-side switch	V _{SUP} = 9 V, V _{VREG-PGND3} = 5.8 V		0.15	0.28	Ω
I _{HS-Limit}	High-side switch		2.5			Α
I _{LS-Limit}	Low-side switch, current into PH3		2.38			Α
V _{SUPLkg}	VSUP leakage current	$V_{SUP} = 10 \text{ V}$ for high side, EN3 = Low. $T_J = 100^{\circ}\text{C}$		1		μA
I _{FB3}	Current foldback	VSENSE3 = 0 V		1.9		Α
f _{SW-adj}	Buck3 switching frequency range with external resistor	Using external resistor on RT/CLK	150		600	kHz
V _{Sense}	Feedback voltage	Internal ref = 0.8 V	-1.5%		1.5%	
t.	2-times - frequency foldback exit threshold, VSENSE3 rising			0.65		V
f _{SW-f-back}	2-times - frequency foldback entry threshold, VSENSE3 falling			0.6		V
Gm3	Current loop transconductance	ΔI _{peakPH3} / ΔV _{COMP3}		5.4		S
DC	Minimum duty cycle	f _{SW} = 400 kHz, SLEW = LOW or OPEN		10%		
DC ₃	Maximum duty cycle	In dropout operation		98.75%		
T _{OT-BUCK3}	Overtemperature sensor threshold, leads to Buck3 FET deactivation			170		°C
T _{OT-BUCK3-HYS}	Overtemperature sensor hysteresis			15		°C
THERMAL SHU	JTDOWN				,	
T _{shutdown}	Junction temperature shutdown threshold		150	170		°C
T _{hys}	Junction temperature hysteresis			15		°C

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



6.6 Typical Characteristics




Figure 1. Buck2 Efficiency versus Output Current Continuous Mode




Figure 2. Buck3 Efficiency vs Output Current, 400 kHz 25°C




Figure 3. VIN Shutdown Current vs VIN




Figure 4. Regulated VSENSEx Voltage vs Temperature (Buck1 and Buck2)




Figure 5. Buck1 and Buck2 Load Step: Low-Power-Mode Entry (0.09 mA to 4 A at 2.5 A/µs)

Switching Frequency = 400 kHz




Figure 6. Buck1 AND Buck2 Load Step: Low-Power-Mode Exit (0.09 mA to 4 A AT 2.5 A/µs)

Inductor = $4.7 \mu H$

TEXAS INSTRUMENTS

Typical Characteristics (continued)





Figure 11. GPULL Voltage vs VIN

Figure 12. Current Limit vs Duty Cycle (Buck1 and Buck2)



Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS43340-Q1 is a dual-buck regulator controller (Buck1, Buck2), single-buck regulator converter (Buck3) and linear regulator (LREG1) designed for powering the Texas Instruments family of DSPs and microcontrollers or general-market MCU products. The device features integrated short-circuit and overcurrent protection on the gate-drive outputs for the buck regulator controllers and independent current-foldback control for each buck regulator supply during regulator output short to ground. Each output supply incorporates a soft start to ensure that on initial power up these regulated outputs are not in current limit. Implementation of reset delay on power up allows the outputs of Buck1, Buck2, Buck3 and the linear regulator to get to stable regulation. An external capacitor sets the delay to a maximum range of 300 ms. Each power-supply output has adjustable output voltage based on the external resistor-network settings. The device has sequencing control during power up and power down of the output rails, based on the enable-and-disable control or soft start.

7.2 Functional Block Diagram




Figure 14. Internal Functional Blocks

7.3 Feature Description

7.3.1 Enable Inputs

The use of independent enable inputs at the EN1 through EN4 pins enables all the regulators. These pins have internal pullup currents of $0.5~\mu A$ (typical). As a result, an open circuit on any of these pins enables its respective regulator. EN1, EN2, and EN4 are high-voltage pins, which permits their connection directly to the battery for self-bias. When all regulators are disabled, the device shuts down and consumes a current of $5~\mu A$ typical.



Feature Description (continued)

7.3.2 Linear Regulator (LREG1)

The linear regulator is an NMOS output low-dropout regulator with output load current up to 300 mA. It can operate directly from the battery. With EN4 tied high or open, LREG1 turns on its output following an internally generated soft-start ramp. The regulation loop uses internal frequency compensation. If the output shorts to ground, the device protects itself by limiting the current. For V_{IN} lower than 9 V, LREG1 controls the internal charge pump depending on V_{IN} and the load current in accordance with Table 4. An internal voltage selector selects the higher available supply, V_{IN} or the charge pump voltage, for the error amplifier. The device monitors the output voltage of the low-dropout regulator for undervoltage and signals its state on pin RST4.

7.3.3 Gate-Driver Supply (VREG, EXTSUP)

An internal linear regulator supplies the gate drivers of the buck controllers and the buck converter. The regulator output (5.8 V typical) is available at the VREG pin and requires decoupling using a ceramic capacitor in the range of 3.3 μ F to 10 μ F. This pin has an internal current-limit protection; do not use it to power any other circuits.

Power for the VREG linear regulator comes from VIN by default when the EXTSUP voltage is lower than 4.6 V (typical). Should there be an expectation of VIN going to high levels, there can be excessive power dissipation in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, connection to which can be to a supply lower than VIN but high enough to provide the gate drive. The voltage on EXTSUP should not exceed 9 V. With EXTSUP connected to a voltage greater than 4.6 V, the linear regulator automatically switches to EXTSUP. Efficiency improvements are thus possible when using one of the switching regulator rails from the TPS43340-Q1 or any other voltage available in the system to power the EXTSUP. If the EXTSUP supply is above 4.6 V but below 7.5 V, the EXTSUP-LDO acts as a pass element, providing EXTSUP voltage less a small dropout to VREG.




Figure 15. Internal Gate-Driver Supply

Using a voltage above 5.8 V (sourced by VIN) for EXTSUP is advantageous, as it provides a large gate drive and hence better on-resistance of the external MOSFETs.

When using EXTSUP, always keep the buck rail supplying EXTSUP enabled. Alternatively, if it is necessary to switch off the buck rail supplying EXTSUP, place a diode between the buck rail and EXTSUP.

During low-power mode, the EXTSUP functionality is not available. The internal regulator operates as a shunt regulator powered from VIN and has a typical value of 7.5 V. Current-limit protection for VREG is available in low-power mode as well. If EXTSUP is unused, leave the pin open without a capacitor installed.

7.3.4 External P-Channel Drive (GPULL) and Reverse Battery Protection

The TPS43340-Q1 includes a gate driver for an external P-channel MOSFET which can be used for reverse battery protection. This is useful to reduce the voltage drop across the protection element compared to using a series diode to V_{IN} . The gate – source voltage of the external PMOS is clamped by an internal Zener diode to 17 V typical.



Feature Description (continued)

$$\begin{split} V_{BAT} \leq V_F \rightarrow \mid V_{GS} \mid = 0 \ V \rightarrow FET \ \text{and diode not conducting} \\ V_F \leq V_{BAT} \leq V_T \ (FET) \rightarrow \mid V_{GS} \mid = V_{BAT} \rightarrow FET \ \text{NOT conducting and diode conducting} \\ V_T \ (FET) \leq V_{BAT} \leq 17 \ V \rightarrow \mid V_{GS} \mid = V_{BAT} \rightarrow FET \ \text{conducting} \\ V_{BAT} \geq 17 \ V \rightarrow \mid V_{GS} \mid = 17 \ V \rightarrow FET \ \text{conducting} \end{split}$$




Figure 16. Internal Circuit of GPULL Output

NOTE

An implementation without the PMOS blocks the current coming from Buck-outputs (improper OR-ing, and others), which may result in exceeding the absolute maximum ratings.

7.3.5 Undervoltage Lockout and Overvoltage Protection

The TPS43340-Q1 starts up at a VIN voltage of 6.5 V (maximum). Once it has started up, the device operates down to a V_{IN} undervoltage lockout level of 3.6 V or until reaching a VREG undervoltage of 3.6 V. A voltage above 46 V at VIN shuts down the device. In order to prevent transient spikes from shutting down the device, the under- and overvoltage protection have filter times of 5 μ s (typical). There is no support for overvoltage protection in LPM.

When the voltages return to the normal operating region, the enabled regulators start up with a soft-start ramp.

7.3.6 Synchronous Buck Converter Buck3

This regulator operates with the switching frequency set on the RT terminal or an external clock input on the SYNC terminal. The internal power FETs switch out of phase to regulate the output voltage, operating in a pulse width modulation. The converter uses a peak-current mode-control loop with external frequency compensation. The synchronous operation mode improves the overall efficiency.



Feature Description (continued)

7.3.6.1 Soft Start and Foldback Functions

A capacitor on the SS3 terminal sets the converter soft start. Pulling the enable pin on EN3 high activates soft start. During soft start or whenever the voltage on VSENSE3 falls below limits given by f_{SW-f-back}, the converter switches to a frequency foldback of f_{sw} / 2 to help control the coil current. In addition to the frequency foldback, implementation of current foldback reduces power dissipation to protect the converter against an output short to ground. Like in the buck controllers, the current foldback reduces the maximum peak current limit depending on the voltage on the VSENSE3 pin. Figure 9 shows the characteristic of current foldback.

7.3.6.2 Current-Mode Control and Current-Limit Protection

Measurement of the coil peak current is by use of the high-side integrated FET; peak-current regulation occurs in each switching cycle in accordance with the voltage on the COMP3 pin. COMP3 is the output of a transconductance error amplifier of the voltage feedback loop for Buck3, as COMP1 and COMP2 are for controllers Buck1 and Buck2. COMP3 sets the target for the peak current comparator (inner current loop) and serves as frequency compensation of the voltage loop using a type II compensation network.

Clamping the voltage on the COMP3 node realizes the positive current limit. The positive clamping level depends on the voltage on the VSENSE3 pin, as described previously. The device also implements clamping for low voltage on the COMP3 pin, thereby speeding up the transient response after output overshoot. For stability of the current loop, during the switching cycle the internal slope compensation adjusts the current limit set by COMP3.

For correct operation of the slope compensation, the coil used for Buck3 must satisfy the following:

$$L_{\rm Buck3} = 3.7 \, / \, f_{\rm sw}$$

where

- L_{Buck3} is the inductance in henries
- f_{sw} is the switching frequency in hertz

(1)

Reaching the positive current limit during the high PWM phase resets the PWM. The high-side FET turns off and the low part of the cycle is initiated. On detecting an overcurrent condition such as an output short to a supply during the PWM low phase, the low-side FET turns off until the end of the given cycle, to allow the coil current to flow through the body diode of the high-side FET.

7.3.6.3 Operation in Dropout and Undervoltage Protection

This converter is capable of operating with a low input-to-output voltage difference. In dropout operation, the integrated high-side MOSFET stays on continuously. In every fourth clock cycle, the device limits the duty cycle to 95% in order to charge the bootstrap capacitor at BOOT3. This allows a maximum duty cycle of 98.75% for the buck converter. In this mode, the output tracks the input until initiation of the internal undervoltage lockout due to low supply voltage on the VSUP pin.

Thermal shutdown monitors the virtual junction temperature of the integrated FETs. When T₁ exceeds 170°C, both the high- and low-side switches turn off. The converter returns to normal operation when the temperature decreases to the acceptable level (typically $T_J = 150$ °C)

7.3.6.4 Slew Rate Control (SLEW)

Copyright © 2011-2015, Texas Instruments Incorporated

The setting on the SLEW terminal controlss the slew for Buck3. Setting the slew rate to logic high (slowest slew rate) extends the minimum on-time of the buck converter by 5% of the clock period.

SLEW TERMINAL SETTING	t _r (TYP) ns	t _f (TYP) ns
SLEW > $V_{REG} - 0.2 \text{ V}$ (low slew rate, logic high)	24	7
SLEW pin open – medium slew rate	11	3
SLEW < 0.2 V (fast slew rate, logic low)	8	2

(2)

(3)



7.4 Device Functional Modes

7.4.1 Buck Controllers: Normal Mode PWM Operation

7.4.1.1 Setting the Operating Frequency

The buck controllers operate using constant-frequency peak-current-mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 kHz and 600 kHz, depending on the resistor value at the RT pin. Tying this pin to ground sets the default switching frequency to 400 kHz. A resistor connected to RT can also set the frequency according to the formula:

$$f_{sw} = 24 \times 10^9 / RT [Hz]$$

where

- 600 kHz requires 40 kΩ
- 150 kHz requires 160 kΩ

It is also possible to synchronize to an external clock at the SYNC pin in the same frequency range of 150 kHz to 600 kHz. The device detects clock pulses at this pin, and an internal PLL locks onto the external clock within the specified range. The device can also detect a loss of clock at this pin, and detection of clock loss for t_{SW-Transdelay}sets the switching frequency to the internal oscillator. The two buck controllers operate at the same switching frequency, 180 degrees out of phase.

7.4.1.2 Feedback Inputs

Choose the resistor feedback divider networks connected to the VSENSEx (feedback) pins to set the output voltages. Make the choice such that the regulated voltages at the VSENSEx pins equal 0.8 V. The VSENSEx pins have 100-nA pullup current sources as a protection feature in case the pins open up as a result of physical damage.

$$V_{OUTx} = 0.8 \left(1 + \frac{R_{TOP}}{R_{BOTTOM}} \right) V$$

where

- R_{TOP} is the resistor from V_{OUTx} to VSENSEx
- R_{BOTTOM} is the resistor from VSENSEx to ground.

7.4.1.3 Soft-Start Inputs

In order to avoid large inrush currents, both buck controllers have independent programmable soft-start timing. The voltage at the SSx pins acts as the soft-start reference voltage. A 1- μ A pullup current is available at the SSx pins, and by choosing a suitable capacitor one can obtain a desired soft-start ramp speed. After start-up, the pullup current ensures that pins SSx are higher than the internal reference of 0.8 V, which then becomes the reference for the buck controllers. The required capacitor for Δt , the desired soft-start time, is given by:

$$C_{SS} = \frac{I_{SS} \times \Delta t}{\Delta V}$$
 (Farads)

where

•
$$I_{SS} = 1 \mu A$$
 (typical)

$$\Delta V = 0.8 \text{ V}$$

Alternatively, one can use the soft-start pins as tracking inputs. In this case, connect the pins to the supply to be tracked via a suitable divider network.



7.4.1.4 Current-Mode Operation

Peak current-mode control regulates the peak current through the inductor such that the output voltage maintains its set value. The error between the feedback voltage at VSENSEx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as the target for the peak inductor current. This target provides a comparison for the current through the inductor, sensed as a differential voltage at S1-S2 for Buck1 and S3-S4 for Buck2, and compared with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at VSENSEx, causing COMPx to fall or rise, respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. In this way, the device maintains the output voltage in regulation.

The high-side N-channel MOSFET turns on at the beginning of each clock cycle and remains on until the inductor current reaches its peak value. Once this MOSFET turns off, and after a small delay (shoot-through delay), the lower N-channel MOSFET turns on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, the duty cycle is limited to 95% in order to charge the bootstrap capacitor at BOOTx. This allows a maximum duty cycle of 98.75% for the buck regulators. Thus, during dropout the buck regulators switch at one-fourth of the normal frequency.

7.4.1.5 Current Sensing and Current Limit With Foldback

Clamping the maximum value of COMPx is such as to limit the maximum current through the inductor to a specified value. When the output of the buck regulator (and hence the feedback value at VSENSEx) falls to a low value due to a short circuit or overcurrent condition, the clamping voltage at the COMPx successively decreases, thus providing current foldback protection. This protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if due to a fault condition the output shorts to a high voltage and turns the low-side MOSFET fully on, the COMPx node drops low. The device holds COMPx at a low level as well in order to limit the maximum current in the low-side MOSFET (reverse direction current limit).

An external resistor senses the current through the inductor. Choose the sense resistor such that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This value specification is at low duty cycles only. At typical duty cycle conditions around 40% (assuming 5-V output and 12-V input), 50 mV is a more reasonable value, considering the slope compensation and tolerances. The typical characteristics in Figure 18 and Figure 12 provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx are high-impedance pins with low leakage across the entire output range. These pin characteristics allow DCR current sensing using the dc resistance of the inductor for higher efficiency. Figure 17 shows DCR sensing. Here the series resistance (DCR) of the inductor serves as the sense element. Place the filter components close to the device for noise immunity. Remember that while DCR sensing gives high efficiency, it is less accurate due to the temperature sensitivity and a wide variation of the parasitic series resistance of the inductor. Hence, it may often be advantageous to use the more-accurate sense resistor for current sensing.






Figure 17. Overcurrent Sensing and Control



7.4.1.6 Slope Compensation

Optimal slope compensation which is adaptive to changes in input voltage and duty cycle allows stable current-mode operation in all conditions. For optimal performance of this circuit, satisfy the following condition in the choice of inductor and sense resistor:

$$L = \frac{200}{f_{sw}} \times R_{s}$$

where

- L is the buck regulator inductor in henries
- R_S is the sense resistor in ohms
- f_{sw} is the buck regulator switching frequency in Hz




Figure 18. Peak Current-Sense Voltage versus Duty Cycle

7.4.1.7 Reset Outputs and Filter Delays

Each buck controller has an independent reset comparator monitoring the feedback voltage at the VSENSEx pins and indicating whether the output voltage has fallen below the specified reset threshold. The reset indicator is available as an open-drain output at the RSTx pins. An internal $50-k\Omega$ pullup resistor to S2 or S4 is available, or one can use an external resistor. When a buck controller shuts down, the device pulls down the power-good outputs internally. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant current flow through the resistor when the buck controller powers down.

In order to avoid triggering the power-good indicators due to noise or fast transients on the output voltage, the device implements an internal delay of $t_{deglitch}$ for de-glitching. The output voltage reaching its set value after a start-up ramp or negative transient asserts the power-good indicator high (releases the open-drain pin) after a delay of t_{delay_fix} . A use of this is to delay the reset to the circuits being powered from the buck regulator rail. Program the delay of this circuit by using a suitable capacitor at the Rdelay pin according to Equation 6:

Power-Good Output Delay

$$t_{Rdelay} = 10^6 \times C_{Rdelay}$$
 (seconds)

where

• C_{Rdelay} is the capacitor value in farads on the Rdelay pin. (6)

An open on the Rdelay pin sets the delay to a default value of 20 µs typical. The power-good delay timing is common to all supply rails, but the power good comparators and outputs function independently.

(5)



7.4.1.8 Light-Load PFM Mode

An external clock or a high level on the SYNC pin or enabling Buck3 results in forced continuous-mode operation of the bucks. Having the SYNC pin low or open allows the buck controllers to operate in discontinuous mode at light loads by turning off the low-side MOSFET on detection of a zero-crossing in the inductor current.

In discontinuous mode, as the load decreases, the duration of the clock period when both the high-side and the low-side MOSFETs are turned off increases (deep discontinuous mode). In case the duration exceeds 60% of the clock period and $V_{\text{IN}} > 8$ V, the buck controller switches to a low-power operation mode. The design ensures that this typically occurs at 1% of the set full-load current if the choice of the inductor and the sense resistor is appropriate as recommended in the slope compensation section.




Figure 19. Modes of Operation

In low-power PFM mode, the buck controllers monitor the V_{SENSEx} voltage and compare it with the 0.8 V internal reference. Whenever the V_{SENSEx} value falls below the reference, the high-side MOSFET turns on for a pulse-duration inversely proportional to the difference across VIN-S2 for Buck 1 and VIN-S4 for Buck2. At the end of this on-time, the high-side MOSFET turns off and the current in the inductor decays until it becomes zero. The low-side MOSFET does not turn on. The next pulse occurs the next time V_{SENSEx} falls below the reference value. This results in a constant volt-second T_{ON} hysteretic operation with a total device quiescent current consumption of 30 μ A when a single buck channel is active and 35 μ A when both channels are active.

As the load increases, the pulse become more and more frequent until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion for exit from the low-power mode is when VIN falls low enough to require a higher-than-80% duty cycle of the high-side MOSFET.

4 Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



The TPS43340-Q1 can support the full-current load during low-power mode until the transition to normal mode takes place. The design ensures the low-power-mode exit occurs at 10% (typical) of full-load current if the inductor and sense resistor choices are as recommended. Moreover, there is always a hysteresis between the entry and exit thresholds to avoid oscillating between the two modes.

In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for entry to low-power mode.



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS43340-Q1 multirail power supply operates with a supply voltage VIN of 4 V to 40 V for the Buck controllers and the LDO. The TPS43340-Q1 Buck converter (Buck3) operates with a supply voltage VSUP of 4 V to 10 V. For reducing power dissipation, TI strongly recommends using the output voltage of one of the buck regulators as the input supply for the LDO regulator. To use the output voltage of the buck regulator this way, the selected buck-regulator output voltage must be higher than the selected LDO-regulator output voltage. For further efficiency improvements, the part offers a pin to control an external FET that can bypass the reverse-polarity-protection diode (GPULL).

8.2 Typical Application



L1, L2, L3: DR127-8R2-R (Coiltronics)

TOP_SW3: IRF7663TRPBF (International Rectifier) TOP_SW1, BOT_SW2: Si4946BEY-T1-E3 (Vishay) TOP_SW2, BOT_SW2: Si4946BEY-T1-E3 (Vishay)

CBUCK1, CBUCK2, CBUCK3:AVX- TPSD107K016R0060 (AVX)

Figure 20. Application Schematic



Typical Application (continued)

8.2.1 Design Requirements

A few parameters must be known to begin the design process. Determination of these parameters is typically at the system level.

The following example illustrates the design process and component selection for the TPS43340-Q1. Table 1 lists the design goal parameters.

Table 1. Application Example							
PARAMETER	Buck1	Buck2	Buck3				
Input voltage, V _{IN}	6 V to 18 V 14 V, typical	6 V to 18 V 14 V, typical	4 V to 10 V 5 V, typical				
Output ripple voltage	±0.2 V	±0.2 V	±0.1 V				
Output voltage, V _{OUT}	5 V ±2%	3.3 V ±2%	1.8 V ±2%				
Maximum output current, I _{OUT}	4.5 A	4.5 A	2.2 A				
Minimum output current, I _{OUT}	0.1 A	0.1 A	0.1 A				
Load-step output tolerance, $\Delta V_{OUT} + \Delta V_{OUT(Ripple)}$	±0.3 V	±0.3 V	±0.15 V				
Current-output load step, ∆I _{OUT}	0.1 A to 4.5 A	0.1 A to 4.5 A	0.1 A to 2.2 A				
Converter switching frequency, f _{sw}	400 kHz	400 kHz	400 kHz				
Junction temperature, T ₁	125°C	125°C	125°C				

Table 1. Application Example

8.2.2 Detailed Design Procedure

8.2.2.1 High- and Low-Side Power NMOS Selection for the Buck Converters

An internal supply, which is 5.8 V typical under normal operating conditions, provides the gate-drive supply for these MOSFETs. The output is a totem pole, allowing full voltage drive of VREG to the gate with a peak output current of 0.6 A. The high-side MOSFET reference is the phase terminal (PHx), and the low-side MOSFET referenced is the power ground (PGNDx) terminal. For a particular application, select these MOSFETs with consideration for the following parameters $r_{DS(on)}$, gate charge Qg, drain-to-source breakdown voltage BVDSS, maximum dc current I_{DC} (maximum), and thermal resistance for the package.

Power dissipation on the high-side FET (P_{D HS}):

$$P_{D_{-HS}} = (I_{OUT})^{2} \times r_{DS(on)} (1 + TC) \times D + \left(\frac{V_{IN} \times I_{OUT}}{2}\right) \times (t_{r} + t_{f}) \times f_{SW}$$
(7)

First term is conduction losses.

Second term is switching losses.

Power dissipation on the low-side FET (P_{D LS}):

$$P_{D_{LS}} = (I_{OUT})^2 \times r_{DS(on)} (1 + TC) \times (1 - D) + V_f \times I_{OUT} (t_{dead}) \times f_{SW}$$
(8)

The first term in the foregoing equation refers to conduction losses, and the second term covers the switching losses in the FET body diode during the dead-time.

NOTE

r_{DS(on)} has a positive temperature coefficient TC, which is typically 0.4%/°C.

Gate losses for high-side and low-side FETs:

$$P_{\text{BuckX GATE}} = 2 \times f_{\text{sw}} \times Qg \times V_{\text{REG}}$$
(9)



8.2.2.2 Buck1 Component Selection

Duty Cycle

$$D = \frac{V_{OUT}}{V_{IN}} = \frac{5 \text{ V}}{14 \text{ V}} = 0.357 \tag{10}$$

Selection of Current Sensing Resistor

$$R_{SENSE} = \frac{0.075 \text{ V}}{4.5 \text{ A}} = 0.017 \Omega \tag{11}$$

Use 10 m Ω to allow for ripple-current.

Inductor Selection L

$$L = 200 \times \frac{0.01 \Omega}{400 \text{ kHz}} = 5 \mu \text{H}$$
 (12)

Use 8.2 µH.

Inductor Ripple Current

$$\Delta I_{L(RIPPLE)} = \frac{5 \text{ V}}{400 \text{ kHz} \times 8.2 \text{ } \mu\text{H}} \times \left(1 - \frac{5 \text{ V}}{14 \text{ V}}\right) = 0.98 \text{ A}$$
(13)

Output Capacitor Cout

$$C_{OUT} = \frac{2 \times 4.5 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 112 \text{ }\mu\text{F}$$
(14)

Use 100 µF.

$$\Delta V_{OUT1} = \frac{\Delta I_{OUT2}}{4 \times f_C \times C_{OUT1}} + \Delta I_{OUT1} \times ESR = \frac{4.4 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 4.4 \text{ A} \times 10 \text{ m}\Omega = 264 \text{ mV}$$
(15)

$$V_{OUT1(Ripple)} = \frac{I_{OUT1(Ripple)}}{8 \times f_{SW} \times C_{OUT1}} + I_{OUT1(Ripple)} \times ESR = \frac{0.98 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 0.98 \text{ A} \times 10 \text{ m}\Omega = 12.8 \text{ mV} \tag{16}$$

Input Capacitor C_{IN}

$$C_{IN} = \frac{0.25 \times 4.5 \text{ A}}{400 \text{ kHz} \times 0.5 \text{ V}} = 5.6 \text{ } \mu\text{F} \tag{17}$$

Use 10 µF, shared between Buck1 and Buck2.

High-Side MOSFET (Buck1TOPFET)

$$P_{\text{BuckTOPFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times D + \left(\frac{V_{\text{IN}} \times I_{\text{OUT}}}{2}\right) \times (t_{\text{r}} + t_{\text{f}}) \times f_{\text{SW}}$$
(18)

$$C_{IN} = \frac{0.25 \times 4.5 \text{ A}}{400 \text{ kHz} \times 0.5 \text{ V}} = 5.6 \text{ } \mu\text{F}$$
(19)

Low-Side MOSFET (Buck1LOWFET)

$$P_{\text{BuckLOWERFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times (1 - D) + V_{\text{F}} \times I_{\text{OUT}} \times (2 \times t_{\text{d}}) \times f_{\text{SW}}$$
(20)

$$(4.5 \text{ A})^2 \times 0.009 \times (1+0.4) \times (1-0.357) + 0.6 \text{ V} \times 4.5 \text{ A} \times (2 \times 20 \text{ ns}) \times 400 \text{ kHz} = 0.21 \text{ W} \tag{21}$$

8.2.2.3 Buck2 Component Selection

Duty Cycle

$$D = \frac{V_{OUT}}{V_{IN}} = \frac{3.3 \text{ V}}{14 \text{ V}} = 0.236$$
 (22)

8 Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Selection of Current-Sensing Resistor

$$R_{SENSE} = \frac{0.075 \text{ V}}{4.5 \text{ A}} = 0.017 \Omega \tag{23}$$

Use 10 m Ω to allow for ripple current.

Inductor Selection L

$$L = 200 \times \frac{0.01 \Omega}{400 \text{ kHz}} = 5 \mu \text{H}$$
 (24)

Use 8.2 uH.

Inductor Ripple Current

$$\Delta I_{L(RIPPLE)} = \frac{3.3 \text{ V}}{400 \text{ kHz} \times 8.2 \text{ } \mu\text{H}} \times \left(1 - \frac{3.3 \text{ V}}{14 \text{ V}}\right) = 0.77 \text{ A}$$
 (25)

Output Capacitor Cout

$$C_{OUT} = \frac{2 \times 4.5 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 112 \text{ } \mu\text{F}$$
 (26)

Use 100 µF.

$$\Delta V_{OUT2} = \frac{\Delta I_{OUT2}}{4 \times f_{C} \times C_{OUT2}} + \Delta I_{OUT2} \times ESR = \frac{4.4 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ } \mu\text{F}} + 4.4 \text{ A} \times 10 \text{ m}\Omega = 264 \text{ mV}$$
(27)

$$V_{OUT2(Ripple)} = \frac{I_{OUT2(Ripple)}}{8 \times f_{SW} \times C_{OUT2}} + I_{OUT2(Ripple)} \times ESR = \frac{0.77 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ µF}} + 0.77 \text{ A} \times 10 \text{ m}\Omega = 10.1 \text{ mV}$$

$$(28)$$

Input Capacitor CIN

$$C_{IN} = \frac{0.25 \times 4.5 \text{ A}}{400 \text{ kHz} \times 0.5 \text{ V}} = 5.6 \text{ } \mu\text{F}$$
(29)

Use 10 µF, shared between Buck1 and Buck2. For better line-transient immunity, use a larger value.

High-Side MOSFET (Buck2TOPFET)

$$P_{\text{BuckTOPFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times D + \left(\frac{V_{\text{IN}} \times I_{\text{OUT}}}{2}\right) \times (t_{\text{r}} + t_{\text{f}}) \times f_{\text{SW}}$$
(30)

$$(4.5 \text{ A})^2 \times 0.009 \ \Omega \times (1+0.4) \times 0.236 + \left(\frac{14 \text{ V} \times 4.5 \text{ A}}{2}\right) \times \left(20 \text{ ns} + 20 \text{ ns}\right) \times 400 \text{ kHz} = 0.56 \text{ W}$$

$$(31)$$

Low-Side MOSFET (Buck2LOWFET)

$$\mathsf{P}_{\mathsf{BuckLOWERFET}} = (\mathsf{I}_{\mathsf{OUT}})^2 \times \mathsf{r}_{\mathsf{DS}(\mathsf{on})} (1 + \mathsf{TC}) \times (1 - \mathsf{D}) + \mathsf{V}_{\mathsf{F}} \times \mathsf{I}_{\mathsf{OUT}} \times (2 \times \mathsf{t}_{\mathsf{d}}) \times f_{\mathsf{SW}} \tag{32}$$

$$(4.5 \text{ A})^2 \times 0.009 \ \Omega \times (1+0.4) \times (1-0.236) + 0.6 \ \text{V} \times 4.5 \ \text{A} \times (2 \times 20 \ \text{ns}) \times 400 \ \text{kHz} = 0.24 \ \text{W} \tag{33}$$

8.2.2.4 Buck3 Component Selection

Duty Cycle

$$D = \frac{V_{OUT}}{V_{IN}} = \frac{1.8 \text{ V}}{5 \text{ V}} = 0.36$$
(34)

Inductor Selection L_{Buck3}

$$L_{BUCK3} = \frac{3.7 \Omega}{400 \text{ kHz}} = 9.25 \text{ }\mu\text{H}$$
 (35)

Use 8.2 µH.



Inductor Ripple Current

$$\Delta I_{L(RIPPLE)} = \frac{1.8 \text{ V}}{400 \text{ kHz} \times 8.2 \text{ } \mu\text{H}} \times \left(1 - \frac{1.8 \text{ V}}{5 \text{ V}}\right) = 0.46 \text{ A}$$
(36)

Output Capacitor Cout

$$C_{OUT3} \approx \frac{2 \times \Delta I_{OUT3}}{f_{SW} \times \Delta V_{OUT3}} = \frac{2 \times 2.1 \text{ A}}{400 \text{ kHz} \times 0.15 \text{ V}} = 70 \text{ }\mu\text{F}$$
 (37)

Use 100 µF.

Input Capacitor C_{IN}

$$C_{IN} = \frac{0.25 \times 2.2 \text{ A}}{400 \text{ kHz} \times 0.05 \text{ V}} = 5.76 \text{ } \mu\text{F}$$
(38)

Use 10 µF.

$$\Delta V_{OUT3} = \frac{\Delta I_{OUT3}}{4 \times f_C \times C_{OUT3}} + \Delta I_{OUT3} \times ESR = \frac{2.1 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ µF}} + 2.1 \text{ A} \times 10 \text{ m}\Omega = 126 \text{ mV}$$
(39)

$$V_{OUT3(Ripple)} = \frac{I_{OUT3(Ripple)}}{8 \times f_{SW} \times C_{OUT3}} + I_{OUT3(Ripple)} \times ESR = \frac{0.46 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ µF}} + 0.46 \text{ A} \times 10 \text{ m}\Omega = 6.03 \text{ mV}$$

$$(40)$$

Internal High-Side MOSFET (Buck3TOPFET)

$$P_{\text{BuckTOPFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times D + \left(\frac{V_{\text{IN}} \times I_{\text{OUT}}}{2}\right) \times (t_{\text{r}} + t_{\text{f}}) \times f_{\text{SW}}$$
(41)


$$(2.2 \text{ A})^2 \times 0.28\Omega \times 0.36 + \left(\frac{5 \text{ V} \times 2.2 \text{ A}}{2}\right) \times (20 \text{ ns} + 20 \text{ ns}) \times 400 \text{ kHz} = 0.58 \text{ W}$$
 (42)

Internal Low-Side MOSFET (Buck3LOWFET)

$$P_{\text{BuckLOWERFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times (1 - D) + V_F \times I_{\text{OUT}} \times (2 \times t_{\text{d}}) \times f_{\text{SW}}$$
(43)

$$(2.2 \text{ A})^2 \times 0.28 \,\Omega \times (1-0.36) \,0.6 \times 2.2 \,\text{A} \times \left(2\,\text{x 20 ns}\right) \times 400 \,\text{kHz} \,=\, 0.89 \,\text{W}$$


8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated





9 Power Supply Recommendations

The TPS43340-Q1 is designed to operate from an input voltage up to 40 V for the buck controllers (Buck1, Buck2). The buck converter (Buck3) accepts input voltages up to 10 V; so in many applications, the output of Buck1 or Buck2 is used to supply it. The linear regulator accepts up to 40 V; however, for power dissipation reasons, TI advises using lower supply voltages. Ensure that the supply for all inputs is well regulated. Furthermore, if the supply voltage in the application is likely to reach negative voltage (for example, reverse battery), a forward diode must be placed at the input of the supply, where GPULL-pin can be used to bypass the diode with an external FET to reduce the voltage drop and power dissipation. For the VIN pin, place a ceramic capacitor or a set of ceramic capacitors close to the pin and add more capacitance as required. Consider capacitance derating for aging, temperature, and DC bias. The PowerPAD package, which offers an exposed thermal pad to enhance thermal performance, must be soldered to the copper landing on the PCB for optimal performance.

- Connect a local decoupling capacitor close to the VSUP pin (supply for Buck3) for proper filtering.
- Connect a local decoupling capacitor close to the VLR1 pin (supply for LDO) for proper filtering.
- Connect a local decoupling capacitor close to the VREG-pin for proper filtering.

10 Layout

10.1 Layout Guidelines

Grounding and PCB Circuit Layout Considerations


- 1. Connect the drains of TOP_SW1 and TOP_SW2 together with the +ve terminal of the input capacitor C_{OUT1}. The trace length between these terminals should be short.
- 2. The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitors for noise near the IC pins.
- 3. Connect the resistor divider for sensing output voltage between the +ve terminal of its respective output capacitor C_{Buck1} or C_{Buck2} or C_{Buck3} and the IC signal ground. Do not route these components or their traces near any switching nodes or high-current traces.

Other Considerations

- 1. Separate the IC signal ground and power ground terminals (GND and PGNDx) pins. Use a star-ground configuration if connecting to a non-ground plane system. Use tie-ins for the EXTSUP capacitor, compensation network ground, and voltage-sense feedback ground networks to this star ground.
- 2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. Do not locate these sensitive circuits near the dV/dt nodes; these include the gate drive outputs, phase pins, and boost circuits (bootstrap).
- 3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Locate the bypass capacitors as close as possible to their respective power and ground pins.



10.2 Layout Example



10.3 Power Dissipation

The power dissipation depends on the MOSFET drive current and input voltage. The drive current is proportional to the total gate charge of the external MOSFET.

10.3.1 Power Dissipation of Buck1 and Buck2 (Vout1 and Vout2)

$$P_{Gate drive} = Qg \times V_{REG} \times f_{sw} (Watts)$$
 (45)

Assuming both high and low side MOSFETs are identical in a synchronous configuration, the total power dissipation per buck is

$$P_{\text{Buck1}} = 2 \times Qg \times f_{\text{sw}} \times V_{\text{REG}} \text{ (Watts)}$$
 (46)

10.3.2 Power Dissipation of Buck Converter Buck3 (V_{OUT3})

10.3.2.1 High-Side Switch

The power dissipation losses are applicable for positive output currents:

$$P_{\text{HS-CON}} = I_{\text{OUT}}^{2} \times r_{\text{DS(on)}} \times (V_{\text{OUT}} / V_{\text{IN}}) \text{ (Conduction losses)}$$
(47)

$$P_{HS_SW} = \frac{1}{2} \times V_{SUP} \times I_{OUT} \times (t_r + t_f) \times f_{SW}$$
 (Switching losses) (48)

 $P_{HS~Gate} = 1 \text{ nC} \times f_{sw}$ (Gate drive losses, valid at $V_{REG} = 5.8 \text{ V}$, $V_{SUP} = 4 \text{ V}$)

$$P_{HS Total} = P_{HS-CON} + P_{H SW} + P_{HS Gate}$$

$$(49)$$



Power Dissipation (continued)

10.3.2.2 Low-Side Switch

The power dissipation losses are applicable for positive output currents.

$$P_{LS-CON} = I_{OUT}^{2} \times r_{DS(on)} \times (1 - V_{OUT} / V_{IN})$$
 (Conduction losses) (50)

$$P_{LS~SW} = \frac{1}{2} \times V_{SUP} \times I_{OUT} \times (t_r + t_f) \times f_{SW}$$
 (Switching losses) (51)

$$P_{LS Gate} = 1 \text{ nC} \times f_{sw}$$
 (Gate drive losses, valid at $V_{VREG} = 5.8 \text{ V}$, $V_{SUP} = 4 \text{ V}$) (52)

$$P_{LS_DIODE} = 2 \times V_f \times I_{OUT} \times f_{sw} \times t_{dead}$$
 (Low-side body diode losses during dead time) (53)

$$P_{LS_Total} = P_{LS_CON} + P_{L_SW} + P_{LS_Gate} + P_{LS_DIODE}$$
(54)

10.3.2.3 Linear Regulator (LREG1)

$$P_{LREG1} = (V_{VLR1} - V_{LREG1}) \times I_{OUT}$$

where

- V_{OUT} = Output voltage, V_{IN} = Input voltage
- I_{OUT} = Output current, f_{SW} = Switching frequency
- t_r = Rise time of switching node PH3
- t_f = Fall time of switching node PH3
- V_{REG} = FET gate drive voltage
- Vf_diode = Low-side FET diode drop (conduction during dead time)
 (55)

10.3.2.4 IC Power Consumption

$$P_{IC} = Iq \times V_{IN} \text{ (Watts)}$$
 (56)

$$P_{Total} = P_{Buck1 \text{ and } Buck2} + P_{HS_Total} + P_{LS_Total} + P_{LREG1} + P_{IC} \text{ (Watts)}$$
(57)

Table 2. Summary of Equations for Component Selection (1)(2)

PARAMETER OR COMPONENT	Buck1 AND Buck2	Buck3	COMMENTS
Duty cycle D	$D = \frac{V_{OUT}}{V_{IN}}$	$D = \frac{V_{OUT}}{V_{IN}}$	Buck3 is powered from Buck1 or Buck2.
Current-limit sense resistor R _S	$R_S = \frac{0.075}{1.25 \times I_{OUT} max}$	Not Applicable	Choose a current limit of 25% more than maximum load.
Inductor selection L	$L = \frac{200}{f_{SW}} \times R_{S}$	$L = \frac{3.7}{f_{\text{sw}}}$	Choose R_S based on the current limit set for the application.
Inductor ripple current	$\Delta I_{L(RIPPLE)} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$	$\Delta I_{L(RIPPLE)} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$	Typically the ± inductor ripple current is 25% of maximum load current.
Output capacitor C _{OUT}	$C_{OUT} = \frac{\Delta I_{OUT}}{4 \times GBW \times \Delta V_{OUT}}$	$C_{OUT} = \frac{\Delta I_{OUT}}{4 \times GBW \times \Delta V_{OUT}}$	Also consider that the ESR of the output capacitor influences the output-voltage ripple due to load steps.
Input capacitor C _{IN}	$C_{\text{IN}} = \frac{0.25 \times \Delta I_{\text{OUT MAX}}}{f_{\text{SW}} \times \Delta V_{\text{IN}}}$	$C_{\text{IN}} = \frac{0.25 \times \Delta I_{\text{OUT MAX}}}{f_{\text{SW}} \times \Delta V_{\text{IN}}}$	Base the input-capacitor value on the input-voltage ripple desired.
Soft-start C _{SS}	$C_{SS} = \frac{1 \mu A \times \Delta t}{0.8}$	$C_{SS} = \frac{1 \mu A \times \Delta t}{0.8}$	Choose the soft-start time required, $\Delta t,$ and then calculate $C_{\text{SS}}.$
Bootstrap capacitor CBoot	$C_{BOOT} = \frac{Q_g}{\Delta V}$	$C_{BOOT} = \frac{Q_g}{\Delta V}$	Choose based on the desired amount of ripple based on FET gate charge and operating V_{IN} .
Compensation resistor for GBW	$R3 = \frac{GBW \times 2\pi \times C_{OUT}}{gm \times K_{CFB} \times \beta}$	$R3 = \frac{GBW \times 2\pi \times C_{OUT}}{gm \times Gm3 \times \beta}$	To determine resistor R3, assume GBW \approx f _{sw} / 5 to f _{sw} / 20.

⁽¹⁾ $K_{CFB} = 0.125 / R_{SENSE}$

⁽²⁾ $\beta = V_{REF} / V_{OUT}$



Power Dissipation (continued)

Table 2. Summary of Equations for Component Selection⁽⁾⁽⁾ (continued)

PARAMETER OR COMPONENT	Buck1 AND Buck2	Buck3	COMMENTS
Compensation capacitor for zero	$C1 = \frac{1}{2 \pi \times R3 \times 0.1 \times GBW}$	$C1 = \frac{1}{2 \pi \times R3 \times 0.1 \times GBW}$	C1 can be also increased 2x for faster small-signal settling at the expense of large step response (slew rate on COMPx).
Compensation capacitor for second pole	$C2 = \frac{1}{\pi \times f_{SW} \times R3}$	$C2 = \frac{1}{\pi \times f_{SW} \times R3}$	The value of C2 is also critical for buffering the noise on the COMPx pin, and so the value of capacitance is a trade-off between noise immunity and phase margin.
Pole at low frequency with high dc gain	$f_{\rm P1} = \frac{1}{2 \pi \times {\rm C1} \times {\rm R}_{\rm OUT_OTA}}$	$f_{\rm P1} = \frac{1}{2 \pi \times {\rm C1} \times {\rm R}_{\rm OUT_OTA}}$	$R_{OUT_OTA} = 1 M\Omega minimum$
Zero at control-loop pole related to output filter LC	$f_{\rm Z1} = \frac{1}{2 \pi \times {\rm C1} \times {\rm R3}}$	$f_{\rm Z1} = \frac{1}{2 \pi \times {\rm C1} \times {\rm R3}}$	Place zero at 0.05 to 0.1 x GBW (see comment on C1 above).
Second pole for type 2a	$f_{\rm PZ} = \frac{1}{2\pi\times{\rm C2}\times{\rm R3}}$	$f_{\rm PZ} = \frac{1}{2\pi\times{\rm C2}\times{\rm R3}}$	Place the second pole at or below half of the switching frequency $f_{\rm sw}$, observing distance to GBW.




Figure 24. Power Dissipation Derating Profile Based on High-K JEDEC PCB

10.4 Thermal Considerations

The TPS43340-Q1 is protected from overtemperature using an internal thermal shutdown circuit. If the die temperature exceeds the thermal shutdown threshold (for example, due to fault conditions such as a short circuit at the gate drivers or VREG), the device turns off, and restarts when the temperature has fallen by the hysteresis.

Table 3. Low-Power-Mode Operation of the System

SETUP	SYNC	QUIESCENT CURRENT (TYP), NO LOAD, 25°C	DESCRIPTION
Buck1 or Buck2 in LPM mode	Low	Approximately 30 μA	Configuration for ignition-off applications with
Buck1 and Buck2 in LPM mode	LOW	Approximately 35 μA	standby functionality
Buck1 or Buck2 in PWM mode	Lliab	Approximately 30-40 mA	Including switching currents
Buck1 and Buck2 in PWM mode	High	Approximately 30-40 mA	Including switching currents
LREG1	N/A	Approximately 50 μA	
LREG1 and Buck1 or Buck2 in LPM mode		Approximately 55 μA	Configuration for ignition-off applications with standby functionality
LREG1 and Buck1 and Buck2 in LPM mode	Low	Approximately 60 μA	otaliaby furious namy



Thermal Considerations (continued)

Table 3. Low-Power-Mode Operation of the System (continued)

SETUP	SYNC	QUIESCENT CURRENT (TYP), NO LOAD, 25°C	DESCRIPTION
LREG1 and Buck1 or Buck2 in PWM mode	Lliah	30-40 mA	Including switching currents
LREG1 and Buck1 and Buck2 in PWM mode	High	30-40 mA	Including switching currents

The synchronous buck converter Buck3 with the integrated FETs does not support LPM. Turning on Buck3 forces the system to operate in normal mode, and the quiescent current consumption increases.

Table 4. Input Voltage and Low-Power-Mode Operation

INPUT VOLTAGE AT VIN PIN	LOAD CURRENT OF LREG1	CHARGE PUMP OF LREG1	BUCK CONTROLLERS Buck1 AND Buck2	VIN QUIESCENT CURRENT (TYP), NO LOAD, 25°C	DESCRIPTION		
V _{IN} > 9 V	N/A	OFF	LPM allowed	55 µA	Lowest current consumption of the		
	< 2 mA	OFF	LPM allowed	55 µA	system at VIN (LREG1, Buck1 and Buck2 enabled), typical ignition-off stay-		
$7.5 \text{ V} < \text{V}_{IN} < 9 \text{ V}$	> 6 mA	ON	LPM allowed	260 μΑ	alive mode with up to three voltage rail active		
V _{IN} < 7.5 V	N/A	ON	LPM not allowed	2.6 mA	If VIN drops below 7.5 V, the buck controllers Buck1 and Buck2 leave low-power mode (LPM) and start PWM operation, quiescent current of the system increases. For applications that use the LREG1 only as the standby keep-alive supply, quiescent current is still low.		

Monitoring of the threshold for the charge pump of the low quiescent linear regulator LREG1 to be turned on occurs at the VIN pin. If using LREG1 as post regulator with an input voltage V_{LR1} of less than 7.5 V, the charge pump still stays off if operating within the required conditions for V_{IN} and the load current. The sampling interval for the foregoing voltage thresholds at the VIN pin is typically 60 μ s.

10.4.1 Phase Configuration

The IC configuration has buck controller 1 and buck controller 2 switching 180 degrees out of phase. Buck converter (Buck3) switches in phase with buck controller 1.

CONFIGURATION	Buck1	Buck2	Buck3	DESCRIPTION
Phase	00	180°	00	Buck1 and Buck2 out of phase, Buck1 and Buck3 in phase



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: TPS4334xEVM Evaluation Module, SLVU463 TPS43340-Q1 Family Design Checklist, SLVA614

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS43340QPHPRQ1	ACTIVE	HTQFP	PHP	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	43340Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Feb-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43340QPHPRQ1	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 24-Feb-2023



*All dimensions are nominal


Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TPS43340QPHPRQ1	HTQFP	PHP	48	1000	350.0	350.0	43.0	

7 x 7, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MS-026.
- 5. Feature may not be present.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.






NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PowerPAD™ HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MS-026.
 5. Feature may not be present.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated