
Data sheet acquired from Harris Semiconductor SCHS246

#### Features

- Buffered Inputs
- Typical Propagation Delay
  - 6ns at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 50pF$
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly **Reduced Power Consumption**
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply
- ±24mA Output Drive Current
  - Fanout to 15 FAST<sup>™</sup> ICs
  - Drives 50Ω Transmission Lines

#### Pinout



## Description

The CD74AC251 and CD74ACT251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement  $(\overline{Y})$  outputs as well as an Output Enable ( $\overline{OE}$ ) input. The OE must be at a LOW logic level to enable this device. When the  $\overline{OE}$  input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and  $\overline{Y}$  outputs.

CD74AC251,

**CD74ACT251** 

8-Input Multiplexer, Three-State


### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CD74AC251E	0 to 70 <sup>o</sup> C, -40 to 85, -55 to 125	16 Ld PDIP	E16.3
CD74ACT251E	0 to 70 <sup>o</sup> C, -40 to 85, -55 to 125	16 Ld PDIP	E16.3
CD74AC251M	0 to 70 <sup>o</sup> C, -40 to 85, -55 to 125	16 Ld SOIC	M16.15
CD74ACT251M	0 to 70 <sup>o</sup> C, -40 to 85, -55 to 125	16 Ld SOIC	M16.15

#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

## August 1998



#### TRUTH TABLE

		INP	UTS	OUTPUTS			
	SELECT	•					
S2	S1	S0	OUTPUT ENABLE OE	Y	Ϋ́		
Х	Х	Х	Н	Z	Z		
L	L	L	L	I <sub>0</sub>	Īō		
L	L	Н	L	I <sub>1</sub>	Īī		
L	Н	L	L	l <sub>2</sub>	Īī		
L	Н	Н	L	I <sub>3</sub>	Ī3		
Н	L	L	L	I <sub>4</sub>	Īą		
н	L	Н	L	۱ <sub>5</sub>	Īī		
Н	Н	L	L	۱ <sub>6</sub>	Īē		
Н	Н	Н	L	l <sub>7</sub>	Ī7		

 $\begin{array}{l} H = High \mbox{ logic level, } L = Low \mbox{ logic level, } Z = High \mbox{ impedance (off),} \\ X = Irrelevant, \mbox{ I}_0, \mbox{ I}_1...\mbox{ I}_7 = The \mbox{ level of the respective input} \end{array}$ 

#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
DC Input Diode Current, I <sub>IK</sub>
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, $I_{CC or} I_{GND}$ (Note 3) ±100mA
Operating Conditions

# Temperature Range, $T_A$ -55°C to 125°C Supply Voltage Range, $V_{CC}$ (Note 4) -55°C to 125°C AC Types. 1.5V to 5.5V ACT Types -4.5V to 5.5V DC Input or Output Voltage, $V_I, V_O$ 0V to $V_{CC}$ Input Rise and Fall Slew Rate, dt/dv -0V to $V_{CC}$ AC Types, 1.5V to 3V 50ns (Max) AC Types, 3.6V to 5.5V 20ns (Max) ACT Types, 4.5V to 5.5V 10ns (Max)

#### **Thermal Information**

Thermal Resistance (Typical, Note 5)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
PDIP Package	
SOIC Package	
Maximum Junction Temperature (Plastic Package)	150 <sup>0</sup> C
Maximum Storage Temperature Range	-65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

3. For up to 4 outputs per device, add  $\pm 25$ mA for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **DC Electrical Specifications**

		1	ST ITIONS	v <sub>cc</sub>	25	°C		сто °с		С ТО 5°С		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX		
AC TYPES						-						
High Level Input Voltage	VIH	-	-	1.5	1.2	-	1.2	-	1.2	-	V	
				3	2.1	-	2.1	-	2.1	-	V	
				5.5	3.85	-	3.85	-	3.85	-	V	
Low Level Input Voltage	VIL	-	-	1.5	-	0.3	-	0.3	-	0.3	V	
				3	-	0.9	-	0.9	-	0.9	V	
				5.5	-	1.65	-	1.65	-	1.65	V	
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	1.5	1.4	-	1.4	-	1.4	-	V	
			-0.05	3	2.9	-	2.9	-	2.9	-	V	
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V	
			-4	3	2.58	-	2.48	-	2.4	-	V	
			-24	4.5	3.94	-	3.8	-	3.7	-	V	
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V	
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V	

			ST ITIONS	v <sub>cc</sub>	25	°C		с то °С		C TO 5⁰C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
			12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lj	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
Three-State Leakage Current	I <sub>OZ</sub>	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND	-	5.5	-	±0.5	-	±5	-	±10	μA
Quiescent Supply Current MSI	Icc	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μΑ
ACT TYPES		-									
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage	V <sub>OH</sub>	$V_{\text{IH}} \text{ or } V_{\text{IL}}$	-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	4.5	-	0.1	-	0.1	-	0.1	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
Three-State or Leakage Current	I <sub>OZ</sub>	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND	-	5.5	-	±0.5	-	±5	-	±10	μA
Quiescent Supply Current MSI	ICC	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	$\Delta I_{CC}$	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

NOTES:

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

7. Test verifies a minimum 50  $\Omega$  transmission-line-drive capability at 85  $^{o}\text{C}$  , 75  $\Omega$  at 125  $^{o}\text{C}$  .

## ACT Input Load Table

INPUT	UNIT LOAD
S0, S1, S3	1
OE	1
I <sub>0</sub> - I <sub>7</sub>	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

#### Switching Specifications Input $t_r$ , $t_f$ = 3ns, $C_L$ = 50pF (Worst Case)

		Ι Τ	-40	°C TO 85°	С	-55	°C TO 12	5°C		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	ТҮР	MAX		
AC TYPES		ļļ								
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	153	-	-	169	ns	
Data to Y Output		3.3 (Note 9)	4.9	-	17.2	4.7	-	18.9	ns	
		5 (Note 10)	3.5	-	12.3	3.4	-	13.5	ns	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	169	-	-	186	ns	
Data to Y Output		3.3	5.4	-	19	5.2	-	20.9	ns	
		5	3.8	-	13.5	3.7	-	14.9	ns	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	207	-	-	228	ns	
Select to Y Output		3.3	6.6	-	23.2	6.4	-	25.5	ns	
		5	4.7	-	16.5	4.6	-	18.2	ns	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	223	-	-	245	ns	
Select to $\overline{Y}$ Output		3.3	7.1	-	24.9	6.9	-	27.4	ns	
		5	5.1	-	17.8	4.9	-	19.6	ns	
Propagation Delay,	t <sub>PZH</sub> , t <sub>PZL</sub> ,	1.5	-	-	155	-	-	169	ns	
Output Enable and Output Disable to Output	t <sub>PHZ</sub> , t <sub>PLZ</sub>	3.3	5.2	-	18.7	5.1	-	20.3	ns	
		5	3.5	-	12.3	3.4	-	13.5	ns	
Three-State Output Capacitance	CO	-	-	-	15	-	-	15	pF	
Input Capacitance	Cl	-	-	-	10	-	-	10	pF	
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	120	-	-	120	-	pF	
ACT TYPES		II								
Propagation Delay, Data to Y Output	t <sub>PLH</sub> , t <sub>PHL</sub>	5 (Note 10)	3.5	-	12.3	3.4	-	13.5	ns	
Propagation Delay, Data to $\overline{Y}$ Output	t <sub>PLH</sub> , t <sub>PHL</sub>	5	3.8	-	13.5	3.7	-	14.9	ns	
Propagation Delay, Select to Y Output	t <sub>PLH</sub> , t <sub>PHL</sub>	5	4.7	-	16.5	4.6	-	18.2	ns	
Propagation Delay, Select to $\overline{Y}$ Output	t <sub>PLH</sub> , t <sub>PHL</sub>	5	5	5.1	-	17.8	4.9	-	19.6	ns
Propagation Delay, Output Enable and Output Disable to Output	t <sub>PZH</sub> , t <sub>PZL</sub> , t <sub>PHZ</sub> , t <sub>PLZ</sub>	5	3.5	-	12.3	3.4	-	13.5	ns	

			-40 <sup>0</sup>	С ТО 85 <sup>0</sup>	С	-55			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Three-State Output Capacitance	CO								
Input Capacitance	CI	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	45	-	-	45	-	pF


NOTES:

8. Limits tested 100%.

9. 3.3V Min is at 3.6V, Max is at 3V.


10. 5V Min is at 5.5V, Max is at 4.5V.

11.  $C_{PD}$  is used to determine the dynamic power consumption per device.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.




 $\dagger \text{FOR}$  AC SERIES ONLY: WHEN V\_{CC} = 1.5V, R\_L = 1k $\Omega$ 

#### FIGURE 1. THREE-STATE PROPAGATION DELAY WAVEFORMS AND TEST CIRCUIT







NOTE: For AC Series Only: When V\_{CC} = 1.5V, R\_L = 1 k \Omega.

	CD74AC	CD74ACT
Input Level	V <sub>CC</sub>	3V
Input Switching Voltage, VS	0.5 V <sub>CC</sub>	1.5V
Output Switching Voltage, VS	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>

FIGURE 3. PROPAGATION DELAY TIMES



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74AC251M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC251M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC251M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

12-May-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC251M96	SOIC	D	16	2500	340.5	336.1	32.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated