
- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Synchronous or Asynchronous Preset
- Cascadable in Synchronous or Ripple Mode
- Fanout (Over Temperature Range)
 - Standard Outputs ... 10 LSTTL Loads
 - Bus Driver Outputs ... 15 LSTTL Loads
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- V_{CC} Voltage = 2 V to 6 V
- High Noise Immunity N_{IL} or N_{IH} = 30% of V_{CC}, V_{CC} = 5 V



description/ordering information

The CD74HC40103 is manufactured with high-speed silicon-gate technology and consists of an 8-stage synchronous down counter with a single output, which is active when the internal count is zero. The device contains a single 8-bit binary counter. Each device has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count (TC) output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the clock (CP) output. Counting is inhibited when the terminal enable ($\overline{\text{TE}}$) input is high. $\overline{\text{TC}}$ goes low when the count reaches zero, if $\overline{\text{TE}}$ is low, and remains low for one full clock period.

When the synchronous preset enable (\overline{PE}) input is low, data at the P0–P7 inputs are clocked into the counter on the next positive clock transition, regardless of the state of \overline{TE} . When the asynchronous preset enable (\overline{PL}) input is low, data at the P0–P7 inputs asynchronously are forced into the counter, regardless of the state of the \overline{PE} , \overline{TE} , or CP inputs. Inputs P0–P7 represent a single 8-bit binary word for the CD74HC40103. When the master reset (\overline{MR}) input is low, the counter asynchronously is cleared to its maximum count of 255₁₀, regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

ORDERING INFORMATION

TA	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - M	Tape and reel	CD74HC40103QM96EP	HC40103QEP

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



CD74HC40103-EP HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER

SCLS548 - DECEMBER 2003

description/ordering information (continued)

If all control inputs except $\overline{\text{TE}}$ are high at the time of zero count, the counters jump to the maximum count, giving a counting sequence of 100_{16} or 256_{10} clock pulses long.

The CD74HC40103 may be cascaded using the $\overline{\text{TE}}$ input and the $\overline{\text{TC}}$ output in either synchronous or ripple mode. These circuits have the low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low-power Schottky TTL circuits and can drive up to ten LSTTL loads.

FUNCTION TABLE†

	CONTRO	L INPUTS		DDECET MODE	ACTION
MR	PL	PE	TE	PRESET MODE	ACTION
Н	Н	Н	Н		Inhibit counter
Н	Н	Н	L	Synchronous	Count down
Н	Н	L	Х		Preset on next positive clock transition
Н	L	Χ	Х	Agynobronoug	Preset asynchronously
L	Х	Х	Х	Asynchronous	Clear to maximum count

†See Figure 2 for timing diagram.


NOTE: H = high voltage level, L = low voltage level, X = don't care

Clock connected to clock input

Synchronous operation: changes occur on negative-to-positive clock transitions.

Load inputs: MSB = P7, LSB = P0

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$)	±20 mA
Output clamp current, I_{OK} ($V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$)	
Source or sink current per output pin, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2)	
Maximum junction temperature, T _J	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$ from case for 10 s max	300°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	6	V
		V _{CC} = 2 V	1.5		
٧ıн	High-level input voltage	V _{CC} = 4.5 V	3.15		V
		V _{CC} = 6 V	4.2		
		V _{CC} = 2 V		0.5	
۷ _{IL}	Low-level input voltage	V _{CC} = 4.5 V		1.35	V
		V _{CC} = 6 V		1.8	
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2 V	0	1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0	500	ns
		V _C C = 6 V	0	400	
TA	Operating free-air temperature		-40	125	°C

NOTES: 3. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. All voltages referenced to GND unless otherwise specified.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

CD74HC40103-EP **HIGH-SPEED CMOS LOGIC** 8-STAGE SYNCHRONOUS DOWN COUNTER SCLS548 - DECEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEOT 04	TEST CONDITIONS			T _A = 25°C		MINI	MAY	
PARAMETER	TEST CO				MIN	MAX	MIN	MAX	UNIT
			-0.02	2 V	1.9		1.9		
		CMOS loads	-0.02	4.5 V	4.4		4.4		
Voн	$V_I = V_{IH}$ or V_{IL}		-0.02	6 V	5.9		5.9		V
		TTL loads	-4	4.5 V	3.98		3.7		
		IIL loads	-5.2	6 V	5.48		5.2		
			0.02	2 V		0.1		0.1	0.1 0.1 V
		CMOS loads	0.02	4.5 V		0.1		0.1	
VOL	$V_I = V_{IH}$ or V_{IL}		0.02	6 V		0.1		0.1	
		TTI In a la	4	4.5 V		0.26		0.4	
		TTL loads	5.2	6 V		0.26		0.4	
lį	$V_I = V_{CC}$ or GND	V _I = V _{CC} or GND		6 V		±0.1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND	V _I = V _{CC} or GND		6 V		8		160	μΑ
C _{IN}	C _L = 50 pF					10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				T _A =	25°C			
		PARAMETER	VCC	MIN	MAX	MIN	MAX	UNIT
			2 V	165		250		
		CP	4.5 V	33		50		
			6 V	28		43		
			2 V	125		190		
t _w	Pulse duration	PL	4.5 V	25		38		ns
			6 V	21		32		
			2 V	125		190		
		MR	4.5 V	25		38		
			6 V	21		32		
		•	2 V	3		2		
fmax	CP frequency (see No	ote 4)	4.5 V	15		10		MHz
			6 V	18		12		
			2 V	100		150		
		P to CP	4.5 V	20		30		
			6 V	17		26		
			2 V	75		110		
		PE to CP	4.5 V	15		22		
				13		19		
t _{su}	Setup time			150		225		ns
		TE to CP	4.5 V	30		45		
			6 V	26		38		
			2 V	50		75		
		To CP, MR inactive	4.5 V	10		15		
			6 V	9		13		
			2 V	5		5		
		P to CP	4.5 V	5		5		
			6 V	5		5		
			2 V	0		0		
th	Hold time	TE to CP	4.5 V	0		0		ns
			6 V	0		0		
			2 V	2		2		
		PE to CP		2		2		
			6 V	2		2		

NOTE 4: Noncascaded operation only. With cascaded counters, clock-to-terminal count propagation delays, count enables (PE or TE) to clock setup times, and count enables (PE or TE) to clock hold times determine maximum clock frequency. For example, with these HC devices:

$$CP f_{max} = \frac{1}{CP \text{ to } \overline{TC} \text{ prop delay } + \overline{TE} \text{ to } CP \text{ setup time } + \overline{TE} \text{ to } CP \text{ hold time}} = \frac{1}{60 + 30 + 0} \approx 11 \text{ MHz}$$



CD74HC40103-EP HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER

SCLS548 - DECEMBER 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	,,	T	λ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	VCC	MIN	TYP	MAX	MIN MAX	UNIT
		_		2 V			300	450	
		TC (asynchronous	C _L = 50 pF	4.5 V			60	90	
		preset)		6 V			51	77	
	CP	, ,	C _L = 15 pF	5 V		25			
	CP			2 V			300	450	
		TC (synchronous	$C_{L} = 50 pF$	4.5 V			60	90	
		preset)		6 V			51	77	
		, ,	C _L = 15 pF	5 V		25			
			C _L = 50 pF	2 V			200	300	
4 .	TE	TC		4.5 V			40	60]
t _{pd}	I E			6 V			34	51	ns
			C _L = 15 pF	5 V		17			
	PL	TC		2 V			275	415	
			C _L = 50 pF	4.5 V			55	83]
	PL	10		6 V			47	71	
			C _L = 15 pF	5 V		23			
				2 V			275	415	
	MR	TC	C _L = 50 pF	4.5 V			55	83	
	IVIK	10		6 V			47	71	
			C _L = 15 pF	5 V		23			
				2 V			75	110	
t _t			$C_{L} = 50 \text{ pF}$	4.5 V			15	22	ns
				6 V			13	19	
f _{max}	CP		C _L = 15 pF	5 V		25			MHz

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, input t_r , $t_f = 6 \text{ ns}$

	PARAMETER	TYP	UNIT
C _{pd}	Power dissipation capacitance (see Note 5)	25	pF

NOTE 5: C_{pd} is used to determine the dynamic power consumption per package.

 $P_D = (C_{pd} \times V_{CC}^2 \times f_i) + (C_L \times V_{CC}^2 \times f_O)$

f_I = input frequency


f_O = output frequency

C_L = output load capacitance

V_{CC} = supply voltage



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 6 \ ns$, $t_f = 6 \ ns$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Timing Diagram



11-Nov-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HC40103QM96EP	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC40103QEP
CD74HC40103QM96EP.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC40103QEP
V62/04702-01XE	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC40103QEP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HC40103-EP:

Catalog: CD74HC40103

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Military : CD54HC40103


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC40103QM96EP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 3-Aug-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC40103QM96EP	SOIC	D	16	2500	340.5	336.1	32.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025