UMENTS

Data sheet acquired from Harris Semiconductor SCHS217B

February 1998 - Revised July 2003

CD74HC4543

High-Speed CMOS Logic BCD to 7-Segment Latch/Decoder/Driver for LCDs

Features

- · Input Latches for BCD Code Storage
- Blanking Capability
- Phase Input for Complementing Outputs
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: NIL = 30%, NIH = 30% of V_{CC} at V_{CC} = 5V

Description


The CD74HC4543 high-speed silicon-gate device is a BCD to 7-segment latch/decoder/driver designed primarily for directly driving liquid-crystal displays. It has an active-high disable input (LD), an active-high blanking input (BI) and a phase input (PH) to which a square wave is applied for liquid-crystal applications. This square wave also is applied to the backplane of the liquid-crystal display.

This device also can be used, in conjunction with current amplifying devices, for driving LEDs, incandescent, fluorescent, and gas-discharge displays. For these applications the phase input provides a means to obtain active-high or active-low segment outputs. (See the Function Table.)


Ordering Information

PART NUMBER	TEMP. RANGE (^O C)	PACKAGE
CD74HC4543E	-55 to 125	16 Ld PDIP

Pinout



Functional Diagram




FUNCTION TABLE

			INPUTS											
LD	BI	PH	D3	D2	D1	D0	а	b	с	d	е	f	g	DISPLAY
Х	Н	L	Х	Х	Х	Х	L	L	L	L	L	L	L	Blank
н	L	L	L	L	L	L	н	н	н	н	Н	н	L	0
н	L	L	L	L	L	н	L	н	н	L	L	L	L	1
н	L	L	L	L	н	L	н	н	L	н	н	L	н	2
н	L	L	L	L	н	н	н	н	н	н	L	L	н	3
н	L	L	L	н	L	L	L	н	н	L	L	н	н	4
н	L	L	L	н	L	н	Н	L	н	н	L	Н	н	5
н	L	L	L	н	н	L	н	L	н	н	Н	н	н	6
н	L	L	L	н	н	н	н	н	н	L	L	L	L	7
н	L	L	н	L	L	L	Н	н	н	н	Н	Н	н	8
Н	L	L	Н	L	L	Н	Н	Н	Н	н	L	Н	Н	9
н	L	L	н	L	н	L	L	L	L	L	L	L	L	Blank
н	L	L	н	L	н	н	L	L	L	L	L	L	L	Blank
Н	L	L	Н	Н	L	L	L	L	L	L	L	L	L	Blank
н	L	L	н	н	L	н	L	L	L	L	L	L	L	Blank
н	L	L	н	н	н	L	L	L	L	L	L	L	L	Blank
Н	L	L	н	Н	н	н	L	L	L	L	L	L	L	Blank
L	L	L	Х	Х	Х	Х	Note 1					Note 1		
As A	bove	н		As A	bove		Inverse of Above					As Above		

NOTE:

1. Depends on BCD code previously applied when LD = high.






FIGURE 1. LOGIC DIAGRAM

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V DC Input Diode Current, I _{IK}
For $V_{I} < -0.5V$ or $V_{I} > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, IOK
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$
DC V _{CC} or Ground Current, I _{CC} ±50mA

Operating Conditions

Temperature Range, T _A 55 ^o C to	125 ⁰ C
Supply Voltage Range, V _{CC}	
DC Input or Output Voltage, VI, VO 0V	to V _{CC}
Input Rise and Fall Time	
2V	s (Max)
4.5V 500ns	s (Max)
6V	s (Max)

Thermal Information

Thermal Resistance (Typical, Note 2)	θ _{JA} (^o C/W)
E (PDIP) Package	. 67
Maximum Junction Temperature (Hermetic Package o	
Maximum Junction Temperature (Plastic Package) .	
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

			ST ITIONS	V _{CC}		25 ⁰ C			-40 ⁰ C TO 85 ⁰ C		-55°C TO 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-1	4.5	3.98	-	-	3.84	-	3.7	-	V
(Non-Standard)			-1.3	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			1	4.5	-	-	0.26	-	0.33	-	0.4	V
(Standard Output)			1.3	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	Ιį	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	ICC	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ

Prerequisite for Switching Specifications


			25 ⁰ C			-40 [°] C TO 85 [°] C			-55 ⁰ C TO 125 ⁰ C			
PARAMETER	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	UNITS
Setup Time Dn to LD	tsu	2	60	-	-	75	-	-	90	-	-	ns
		4.5	12	-	-	15	-	-	18	-	-	ns
		6	10	-	-	13	-	-	15	-	-	ns
Hold Time Dn to LD	t _H	2	30	-	-	40	-	-	45	-	-	ns
		4.5	6	-	-	8	-	-	9	-	-	ns
		6	5	-	-	7	-	-	8	-	-	ns
Latch Disable Pulse	t _W	2	50	-	-	65	-	-	75	-	-	ns
Width		4.5	10	-	-	13	-	-	15	-	-	ns
		6	9	-	-	11	-	-	13	-	-	ns


Switching Specifications Input tr, tf = 6ns

		TEST	v _{cc}		25 ⁰ C		-40 ⁰ C T	O 85 ⁰ C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	340	-	425	-	510	ns
Dn to Output			4.5	-	-	68	-	85	-	102	ns
			6	-	-	58	-	72	-	87	ns
		C _L = 15pF	5	-	28	-	-	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	$C_L = 50 pF$	2	-	-	370	-	465	-	555	ns
LD to Output			4.5	-	-	74	-	93	-	111	ns
			6	-	-	63	-	79	-	94	ns
		C _L = 15pF	5	-	31	-	-	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	$C_L = 50 pF$	2	-	-	265	-	330	-	400	ns
BI to Output			4.5	-	-	53	-	66	-	80	ns
			6	-	-	45	-	56	-	68	ns
		C _L = 15pF	5	-	22	-	-	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	200	-	250	-	300	ns
PH to Output			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
Transition Time	t _{THL} , t _{TLH}	C _L = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
			6	-	-	43	-	54	-	64	ns
Input Capacitance	CI	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	-	52	-	-	-	-	-	pF

NOTES:

3. C_{PD} is used to determine the dynamic power consumption, per package. 4. $P_D = C_{PD} V_{CC}^2 f_i + \Sigma C_L V_{CC}^2 f_0$ where f_i = input frequency, f_0 = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.







PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CD74HC4543E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4543E

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC4543E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4543E	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated