













CSD22206W

SLPS689-MAY 2017

CSD22206W -8-V P-Channel NexFET™ Power MOSFET

Features

- Ultra-Low Resistance
- Small Footprint 1.5 mm x 1.5 mm
- Lead Free
- Gate ESD Protection
- **RoHS Compliant**
- Halogen Free
- Gate-Source Voltage Clamp


Applications

- Load Switch Applications
- **Battery Management**
- **Battery Protection**

3 Description

This -8-V, 4.7-m Ω , 1.5-mm × 1.5-mm device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Low on resistance coupled with the small footprint and low profile make the device ideal for battery operated space constrained applications.

Top View and Circuit Configuration



Product Summary

$T_A = 25^{\circ}$	3	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage –8			
Q_g	Gate Charge Total (–4.5 V) 11.2			
Q_{gd}	Gate Charge Gate-to-Drain	1.8	nC	
D	Drain-to-Source On Resistance	$V_{GS} = -2.5 \text{ V}$ 6.8		mΩ
R _{DS(on)}	Diam-to-Source On Resistance	V _{GS} = -4.5 V	4.7	11122
$V_{GS(th)}$	Threshold Voltage	-0.7	V	


Device Information


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD22206W	3000		1.50-mm × 1.50-mm	Tape
CSD22206WT	250	7-Inch Reel	Wafer BGA Package	and Reel

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT		
V_{DS}	Drain-to-Source Voltage	-8	V		
V_{GS}	Gate-to-Source Voltage	-6			
	Continuous Drain Current ⁽¹⁾	- 5	Α		
I _D	Pulsed Drain Current ⁽²⁾	-108	Α		
P _D	Power Dissipation	1.7	W		
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C		

- (1) Device operating at a temperature of 105°C.
- (2) Typ $R_{\theta,IA} = 75^{\circ}C/W$, mounted on FR4 material with maximum Cu mounting area, pulse width ≤ 100 μs, duty cycle ≤ 1%.










Table of Contents

1	Features	1	6.1 Receiving Notification of Documentation Updates 7
2	Applications	1	6.2 Community Resources
	Description		6.3 Trademarks
	Revision History		6.4 Electrostatic Discharge Caution
	Specifications		6.5 Glossary
•	5.1 Electrical Characteristics	7	Mechanical, Packaging, and Orderable Information
	5.2 Thermal Information	3	7.1 CSD22206W Package Dimensions
	5.3 Typical MOSFET Characteristics	4	7.1 CSD22200W Fackage Difficults
6	Device and Documentation Support	7	7.2 Recommended Land Fallern

4 Revision History

DATE	REVISION	NOTES
May 2017	*	Initial release.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-8			V
BV_GSS	Gate-to-source voltage	$V_{DS} = 0 \ V, \ I_G = -250 \ \mu A$	-6			V
I_{DSS}	Drain-to-source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = -6.4 \text{ V}$			-1	μΑ
I_{GSS}	Gate-to-source leakage current	$V_{DS} = 0 V$, $V_{GS} = -6 V$			-100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.4	-0.7	-1.05	V
D	Drain to course on registence	$V_{GS} = -2.5 \text{ V}, I_{DS} = -2 \text{ A}$		6.8	9.1	mΩ
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = -4.5 \text{ V}, I_{DS} = -2 \text{ A}$		4.7	5.7	11122
g _{fs}	Transconductance	$V_{DS} = -0.8 \text{ V}, I_{DS} = -2 \text{ A}$		20		S
DYNAMI	C CHARACTERISTICS					
C _{ISS}	Input capacitance			1750	2275	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -4 \text{ V},$ f = 1 MHz		960	1250	pF
C _{RSS}	Reverse transfer capacitance	J = 1 1VII 12		340	440	pF
R_{G}	Series gate resistance			30		Ω
Qg	Gate charge total (-4.5 V)			11.2	14.6	nC
Q_{gd}	Gate charge gate-to-drain	$V_{DS} = -4 V$,		1.8		nC
Q _{gs}	Gate charge gate-to-source	$I_D = -2 A$		2.1		nC
Q _{g(th)}	Gate charge at Vth			1.3		nC
Q _{OSS}	Output charge	$V_{DS} = -4 \text{ V}, V_{GS} = 0 \text{ V}$		7.2		nC
t _{d(on)}	Turnon delay time			37		ns
t _r	Rise time	$V_{DS} = -4 \text{ V}, V_{GS} = -4.5 \text{ V},$		17		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = -2 \text{ A}, R_G = 0 \Omega$		118		ns
t _f	Fall time			45		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode forward voltage	$I_{DS} = -2 \text{ A}, V_{GS} = 0 \text{ V}$	-	-0.69	-1.0	
Q _{rr}	Reverse recovery charge	$V_{DS} = -4 \text{ V}, I_F = -1 \text{ A},$		24		nC
t _{rr}	Reverse recovery time	di/dt = 200 A/μs		59		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)


7.	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-ambient thermal resistance ⁽¹⁾	75	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	230	10/00

(1) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


(2) Device mounted on FR4 material with minimum Cu mounting area.

SLPS689 – MAY 2017 www.ti.com






Typ $R_{\theta JA} = 75^{\circ}C/W$ when mounted on 1 in² of 2-oz Cu.



Typ $R_{\theta JA} = 230^{\circ}\text{C/W}$ when mounted on minimum pad area of 2-oz Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)





Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)




Figure 6. Threshold Voltage vs Temperature

 T_C - Case Temperature ($^{\circ}$ C)

 $I_D = -250 \mu A$

25 50 75 100 125 150




Figure 7. On-State Resistance vs Gate-to-Source Voltage


0.2

-75 -50 -25 SLPS689 – MAY 2017 www.ti.com

TEXAS INSTRUMENTS

Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature






Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


SLPS689 – MAY 2017 www.ti.com


TEXAS INSTRUMENTS

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD22206W Package Dimensions





M0171-01

NOTE: All dimensions are in mm (unless otherwise specified).


Table 1. Pinout

POSITION	DESIGNATION
A1	Gate
A2, A3, B1, B2, B3	Source
C1, C2, C3	Drain

Submit Documentation Feedback



7.2 Recommended Land Pattern



NOTE: All dimensions are in mm (unless otherwise specified).



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD22206W	ACTIVE	DSBGA	YZF	9	3000	RoHS & Green	SAC396 SNAGCU	Level-1-260C-UNLIM	-55 to 150	22206	Samples
CSD22206WT	ACTIVE	DSBGA	YZF	9	250	RoHS & Green	SAC396 SNAGCU	Level-1-260C-UNLIM	-55 to 150	22206	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD22206W	DSBGA	YZF	9	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
CSD22206WT	DSBGA	YZF	9	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1



www.ti.com 20-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD22206W	DSBGA	YZF	9	3000	182.0	182.0	20.0
CSD22206WT	DSBGA	YZF	9	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated