

## DS26LS32MQML Quad Differential Line Receivers

Check for Samples: DS26LS32MQML

### **FEATURES**

- High Differential or Common-Mode Input Voltage Ranges of ±7V on the DS26LS32.
- ±0.2V Sensitivity Over the Input Voltage Range on the DS26LS32.
- DS26LS32 Meet All Requirements of RS-422 and RS-423
- 6k Minimum Input Impedance
- 100 mV Input Hysteresis on the DS26LS32
- Operation From a single 5V Supply
- TRI-STATE Outputs, with Choice of Complementary Output Enables for Receiving Directly onto a Data Bus

### DESCRIPTION


The DS26LS32 and DS26LS32A are quad differential line receivers designed to meet the RS-422, RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The DS26LS32 and DS26LS32A have an input sensitivity of 200 mV over the input voltage range of ±7V. The DS26LS33 has an input sensitivity of 500 mV over the input voltage range of ±15V.

The DS26LS32A differs in function from the popular DS26LS32 and DS26LS33 in that input pull-up and pull-down resistors are included which prevent output oscillation on unused channels.

Each version provides an enable and disable function common to all four receivers and features TRI-STATE outputs with 8 mA sink capability. Constructed using low power Schottky processing, these devices are available over the full military and commercial operating temperature ranges.

#### **Logic Diagram**



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **Connection Diagram**




Figure 1. CDIP Package See Package Numbers NFE0016A, NAD0016A




Figure 2. 20-Lead LCCC Package See Package Number NAJ0020A

## Truth Table<sup>(1)</sup>

ENABLE	ENABLE	Input	Output
0	1	X	Hi-Z
Con No.	n Polow	V <sub>ID</sub> ≥ V <sub>TH</sub> (Max)	1
See Note Below		V <sub>ID</sub> ≤ V <sub>TH</sub> (Min)	0

### (1) Hi-Z = TRI-STATE

Note: Input conditions may be any combination not defined for ENABLE and ENABLE.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

# Absolute Maximum Ratings (1)

Supply Voltage	7V
Common-Mode Range	±25V
Differential Input Voltage	±25V
Enable Voltage	7V
Output Sink Current	50 mA
Maximum Power Dissipation at 25°C (2)	
NFE0016A Package	1666.5 mW
NAJ0020A Package	1875 mW
NAD0016A Package	967.74 mW
Junction Temperature (T <sub>J</sub> )	+150°C
Thermal Resistance, Junction-to-Ambient θ <sub>JA</sub>	
NFE0016A Package	100°C/W
NAJ0020A Package	130°C/W
NAD0016A Package	140°C/W
Thermal Resistance, Junction-to-Ambient θ <sub>JC</sub>	See MIL-STD-1835
Storage Temperature Range	−65°C to +165°C
Lead Temperature (Soldering, 4 seconds)	260°C
ESD Tolerance (3)	500V

Absolute Maximum Ratings are those values beyond which the safety of the device cannot be verified. They are not meant to imply that

**Recommended Operating Conditions** 

Supply Voltage, V <sub>CC</sub>	4.5 V to 5.5 V
Temperature, T <sub>A</sub>	−55°C to +125°C

## **Quality Conformance Inspection**

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp ( °C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Submit Documentation Feedback

the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation. Derate NFE0016A, package 11.11 mW/°C above 25°C; derate NAJ0020A package 12.5 mW/°C above 25°C; derate NAD0016A Package 6.4516 mW/°C for above 25°C.

Human body model,  $1.5k\Omega$  in series with 100pF.



## **DS26LS32M 883 Electrical Characteristics DC Parameters**

The following conditions apply, unless otherwise specified.  $V_{\rm CC}$  = 5V

Parameter		Test Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IN</sub>	Input Current	$V_{CC}$ = 5.5V, $V_{IN}$ = 15V (Pin under test), other inputs -15V, $\leq V_{IN} \leq +15V$	(1)		2.3	mA	1, 2, 3
	input Guirent	$V_{CC}$ = 5.5V, $V_{IN}$ = -15V (Pin under test), other inputs -15V, $\leq V_{IN} \leq +15V$	(1)		-2.8	mA	1, 2, 3
I <sub>IL</sub>	Logical "0" ENABLE Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$	(1)		-360	uA	1, 2, 3
I <sub>IH</sub>	Logical "1" ENABLE Current	$V_{CC} = 5.5V, V_{IN} = 2.7V$	(1)		20	uA	1, 2, 3
I <sub>I</sub>	Logical "1" ENABLE Current	V <sub>CC</sub> =5.5V, V <sub>IN</sub> = 5.5V	(1)		100	uA	1, 2, 3
V <sub>IC</sub>	Input Clamp Voltage (ENABLE)	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18mA	(1)		-1.5	V	1, 2, 3
V <sub>OH</sub>	Logical "1" Output Voltage	$V_{CC}$ = 4.5V, $I_{OH}$ = -440uA, $\Delta V_{IN}$ = 1V, V ENABLE = 0.8V	(1)	2.5		V	1, 2, 3
V <sub>OL</sub> Logical "0" Output Voltage	La sinal IIOII Outrout Valta va	$V_{CC} = 4.5V$ , $I_{OL} = 4mA$ , $\Delta V_{IN} = -1V$ , $V ENABLE = 0.8V$	(1)		.4	V	1, 2, 3
	Logical o Output Voltage	$V_{CC} = 4.5V, I_{OL} = 8mA, \\ \Delta V_{IN} = -1V, V ENABLE = 0.8V$	(1)		.45	V	1, 2, 3
I <sub>OS</sub> (MIN)	Output Short Circuit Current	$V_{CC} = 5.5V$ , $V_O = 0V$ , $\Delta V_{IN} = 1V$	(1)	-15		mA	1, 2, 3
I <sub>OS</sub> (MAX)	Output Short Circuit Current	$V_{CC} = 5.5V$ , $V_O = 0V$ , $\Delta V_{IN} = 1V$	(1)		-85	mA	1, 2, 3
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V, All V <sub>IN</sub> = GND, Outputs Disabled	(1)		70	mA	1, 2, 3
	0".00	$V_{CC} = 5.5V, V_{O} = 0.4V$	(1)		-20	uA	1, 2, 3
I <sub>O</sub>	Off-State Output Current	$V_{CC} = 5.5V, V_{O} = 2.4V$	(1)		20	uA	1, 2, 3
V <sub>TH</sub>	Differential Input Voltage	-7V ≤ V <sub>CM</sub> ≤ 7V	(1)(2)	-0.2	0.2	V	1, 2, 3
R <sub>IN</sub>	Input Resistance	-15V ≤ V <sub>CM</sub> ≤ 15V	(1)	6		kohm	1, 2, 3
V <sub>IL</sub>	Logical "0" Input Voltage (ENABLE)	V <sub>CC</sub> = 4.5V	(1)(2)		0.8	V	1, 2, 3
V <sub>IH</sub>	Logical "1" Input Voltage (ENABLE)	V <sub>CC</sub> = 4.5V	(1)(2)	2		V	1, 2, 3

<sup>(1)</sup> For Subgroups 1 and 2, power dissipation must be externally controlled at elevated temperatures.

## DS26LS32M 883 Electrical Characteristics AC Parameters - Propagation Delay Time

The following conditions apply, unless otherwise specified.  $V_{CC} = 5V$ 

Parameter		Test Conditions	Notes	Min	Max	Unit	Sub- groups
t <sub>PLH</sub>	Propagation Delay Time	C <sub>L</sub> = 15 <sub>P</sub> F	(1)		30	nS	9,11,
t <sub>PLH</sub>	Propagation Delay Time	$C_L = 15_P F$	(1)		120	nS	10
t <sub>PHL</sub>	Propagation Delay Time	$C_L = 15_P F$	(1)		30	nS	9,11,
t <sub>PHL</sub>	Propagation Delay Time	$C_L = 15_P F$	(1)		120	nS	10
		ENABLE C <sub>L</sub> = 5 <sub>P</sub> F	(1)		34	nS	9
$t_{PLZ}$	Enable to Output	$\overline{\text{ENABLE}} \ C_{\text{L}} = 5_{\text{P}} F$	(1)		64	nS	10
		ENABLE C <sub>L</sub> = 5 <sub>P</sub> F	(1)		27	nS	11
	Facility to Output	ENABLE C <sub>L</sub> = 5 <sub>P</sub> F	(1)		32	nS	9,11,
t <sub>PHZ</sub>	Enable to Output	ENABLE C <sub>L</sub> = 5 <sub>P</sub> F	(1)		35	nS	10
		ENABLE C <sub>L</sub> = 15 <sub>P</sub> F	(1)		34	nS	9
t <sub>PZL</sub>	Enable to Output	ENABLE C <sub>L</sub> = 15 <sub>P</sub> F	(1)		65	nS	10
		ENABLE C <sub>L</sub> = 15 <sub>P</sub> F	(1)	34 64 27 32 35 34	27	nS	11

Tested at 25°C, specified but not tested at +125°C & -55°C

Submit Documentation Feedback

Parameter tested go-no-go only.



## DS26LS32M 883 Electrical Characteristics AC Parameters - Propagation Delay Time (continued)

The following conditions apply, unless otherwise specified.  $V_{CC} = 5V$ 

Parameter		Test Conditions	Notes	Min	Max	Unit	Sub- groups
	Enable to Output	ENABLE C <sub>L</sub> = 15 <sub>P</sub> F	(1)		35	nS	9, 11
<sup>L</sup> PZH	Enable to Output	ENABLE C <sub>L</sub> = 15 <sub>P</sub> F	(1)		65	nS	10

### AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS






Figure 3. Load Test Circuit for TRI-STATE Outputs



- (1) Diagram shown for ENABLE low.
- (2) Pulse generator for all pulses: Rate = 1.0 MHz;  $Z_O$  =  $50\Omega$ ;  $t_r \le 6$  ns;  $t_f \le 6.0$  ns.

Figure 4. Propagation Delay



- (1) S1 and S2 of load circuit are closed except where shown.
- (2) Pulse generator for all pulses: Rate = 1.0 MHz;  $Z_O$  =  $50\Omega$ ;  $t_f \le 6$  ns;  $t_f \le 6.0$  ns.

Figure 5. Enable and Disable Times

### **TYPICAL APPLICATIONS**




Figure 6. Two-Wire Balanced Interface—RS-422

Copyright © 2005–2013, Texas Instruments Incorporated






Figure 7. Single Wire with Driver Ground Reference—RS-423



## **REVISION HISTORY**

Date Released	Revision	Section	Originator	Changes
10/20/05	А	New Release, Corporate format. Changes made in conversion: Ordering Info. Table, Absolute Ratings, Maximum Operating Conditions, Typos in QMLV & RH, 883 AC Electrical Characteristics Parameters Column.	R. Malone	1 MDS data sheet converted into Corporate data sheet format. <b>Added:</b> SMD reference for 883 NSID's, Juction temp., Thermal Resistance $\theta_{JA}$ and $\theta_{JC}.$ <b>Changed:</b> Maximum Operating Conditions to Recommended Operating Conditions, Enable and Disable Time to Enable to Output. Deleted max limit: 27nS for $t_{PZH}$ and added subgroup 11 to max limit 35nS. MDS data sheet MNDS26LS32–X, Rev. 2B0 will be Archived.
4/15/2013	В		TIS	Changed layout of National Data Sheet to TI format

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
5962-7802006QEA	Active	Production	CDIP (NFE)   16	25   TUBE	No	SNPB	Level-1-NA-UNLIM	-55 to 125	(DS26C32AMJ/883, D S26LS32MJ/883)
									(5962-7802006QEA Q , 5962-9164001 MEA Q)
DS26LS32MJ/883	Active	Production	CDIP (NFE)   16	25   TUBE	No	SNPB	Level-1-NA-UNLIM	-55 to 125	(DS26C32AMJ/883, D S26LS32MJ/883)
									(5962-7802006QEA Q , 5962-9164001 MEA Q)

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 21-May-2025

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-7802006QEA	NFE	CDIP	16	25	506.98	15.24	13440	NA
DS26LS32MJ/883	NFE	CDIP	16	25	506.98	15.24	13440	NA





### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025