

# **LM118QML Operational Amplifier**

Check for Samples: LM118QML

#### **FEATURES**

- 15 MHz Small Signal Bandwidth
- Ensured 50V/µs Slew Rate
- Maximum Bias Current of 250 nA
- Operates from Supplies of ±5V to ±20V
- **Internal Frequency Compensation**
- Input and Output Overload Protected
- Pin Compatible with General Purpose Op **Amps**


#### DESCRIPTION

The LM118 is a precision high speed operational amplifier designed for applications requiring wide bandwidth and high slew rate. It features a factor of ten increase in speed over general purpose devices without sacrificing DC performance.

The LM118 has internal unity gain frequency compensation. This considerably simplifies application since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may added for be performance. For inverting applications, feed forward compensation will boost the slew rate to over 150V/us and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1 µs.

The high speed and fast settling time of this op amp makes it useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers. This device is easy to apply and offers an order of magnitude better AC performance than industry standards such as the LM709.

#### **Fast Voltage Follower**



Do not hard-wire as voltage follower (R1  $\geq$  5 k $\Omega$ )

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Connection Diagram**




Figure 1. CDIP Package Top View See Package Number J0014A




Figure 3. CDIP Package Top View See Package Number NAB0008A





Figure 2. TO-99 Top View See Package Number LMC




Pin connections shown on schematic diagram and typical applications are for TO package.

Figure 4. CLGA Package Top View See NS Package Number NAC0010A

Submit Documentation Feedback



# **Schematic Diagram**



#### SNOSAJ3A - JULY 2005-REVISED MARCH 2013



#### Absolute Maximum Ratings(1)

| Supply Voltage                            |               |   | ±20V                            |
|---|---------------|---|---------------------------------|
| 117                                       | 8 LD TO-99    |   | 750mW                           |
| (2)                                       | 8LD CDIP      | B LD TO-99 (Still Air @ 0.5W)  8 LD TO-99 (Still Air @ 0.5W)  8 LD TO-99 (500LF / Min Air flow @ 0.5W)  8LD CDIP (Still Air @ 0.5W)  8LD CDIP (500LF / Min Air flow @ 0.5W)  14LD CDIP (Still Air @ 0.5W)  14LD CDIP (500LF / Min Air flow @ 0.5W)  10LD CLGA (Still Air @ 0.5W)  10LD CLGA (500LF / Min Air flow @ 0.5W)  8 LD TO-99  8LD CDIP  14LD CDIP  10LD CLGA | 1000mW                          |
| Power Dissipation (2)                     | 14LD CDIP     |   | 1250mW                          |
|   | 10LD CLGA     | 8 LD TO-99 (500LF / Min Air flow @ 0.5W) 8LD CDIP (Still Air @ 0.5W) 8LD CDIP (500LF / Min Air flow @ 0.5W) 14LD CDIP (Still Air @ 0.5W) 14LD CDIP (500LF / Min Air flow @ 0.5W) 10LD CLGA (Still Air @ 0.5W) 10LD CLGA (500LF / Min Air flow @ 0.5W) 8 LD TO-99 8LD CDIP 14LD CDIP   | 600mW                           |
| Differential Input Current <sup>(3)</sup> |               |   | ±10 mA                          |
| Input Voltage (4)                         | ±15V          |   |                                 |
| Output Short-Circuit Duration             | Continuous    |   |                                 |
| Operating Temperature Range               |               |   | -55°C ≤ T <sub>A</sub> ≤ +125°C |
| Thermal Resistance                        |               | 8 LD TO-99 (Still Air @ 0.5W)   | 160°C/W                         |
|   |               | 8 LD TO-99 (500LF / Min Air flow @ 0.5W)  | 86°C/W                          |
|   |               | 8LD CDIP (Still Air @ 0.5W)   | 120°C/W                         |
|   |               | 8LD CDIP (500LF / Min Air flow @ 0.5W)  | 66°C/W                          |
|   | $\theta_{JA}$ | 14LD CDIP (Still Air @ 0.5W)  | 87°C/W                          |
|   |               | 14LD CDIP (500LF / Min Air flow @ 0.5W)   | 51°C/W                          |
|   |               | 10LD CLGA (Still Air @ 0.5W)  | 198°C/W                         |
|   |               | 10LD CLGA (500LF / Min Air flow @ 0.5W)   | 124°C/W                         |
|   |               | 8 LD TO-99  | 48°C/W                          |
|   | 0             | 8LD CDIP  | 17°C/W                          |
|   | $\theta_{JC}$ | 14LD CDIP   | 17°C/W                          |
|   |               | 10LD CLGA   | 22°C/W                          |
| Storage Temperature Range                 |               |   | -65°C ≤ T <sub>A</sub> ≤ +150°C |
| Lead Temperature (Soldering, 1            | 0 seconds)    |   | 300°C                           |
| ESD Tolerance <sup>(5)</sup>              |               |   | 2000V                           |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature), θ<sub>JA</sub> (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>Dmax</sub> = (T<sub>Imax</sub> T<sub>A</sub>)/θ<sub>IA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.
- temperature is P<sub>Dmax</sub> = (T<sub>Jmax</sub> T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.

  (3) The inputs are shunted with back-to-back diodes for over voltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
- (4) For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- (5) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF.



#### **Quality Conformance Inspection**

Mil-Std-883, Method 5005; Group A

| Subgroup | Description         | Temp°C |
|----------|---------------------|--------|
| 1        | Static tests at     | 25     |
| 2        | Static tests at     | 125    |
| 3        | Static tests at     | -55    |
| 4        | Dynamic tests at    | 25     |
| 5        | Dynamic tests at    | 125    |
| 6        | Dynamic tests at    | -55    |
| 7        | Functional tests at | 25     |
| 8A       | Functional tests at | 125    |
| 8B       | Functional tests at | -55    |
| 9        | Switching tests at  | 25     |
| 10       | Switching tests at  | 125    |
| 11       | Switching tests at  | -55    |
| 12       | Settling time at    | 25     |
| 13       | Settling time at    | 125    |
| 14       | Settling time at    | -55    |

#### LM118/883 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified.

DC  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ 

| Symbol                            | Parameter  | Conditions   | Notes | Min  | Max  | Unit    | Sub-<br>groups |
|-----------------------------------|--|--|-------|------|------|---------|----------------|
| V <sub>IO</sub>                   | Input Offset Voltage                               | $V_{CM} = \pm 11.5V, R_S = 50\Omega$                   |       | -4.0 | +4.0 | mV      | 1              |
|                                   |  |  |       | -6.0 | +6.0 | mV      | 2, 3           |
|                                   |  | $V_{CC} = \pm 20V, R_S = 50\Omega$                     |       | -4.0 | +4.0 | mV      | 1              |
|                                   |  |  |       | -6.0 | +6.0 | mV      | 2, 3           |
|                                   |  | $V_{CC} = \pm 20V, V_{CM} = \pm 15V,$                  |       | -4.0 | +4.0 | mV      | 1              |
|                                   |  | $R_S = 50\Omega$                                       |       | -6.0 | +6.0 | mV      | 2, 3           |
|                                   |  | $V_{CC} = \pm 5V$ , $R_S = 50\Omega$                   |       | -4.0 | +4.0 | mV      | 1              |
|                                   |  |  |       | -6.0 | +6.0 | mV      | 2, 3           |
| I <sub>IO</sub>                   | Input Offset Current                               | fset Current $V_{CM} = \pm 11.5V$ , $R_S = 10KΩ$       |       | -50  | +50  | nA      | 1              |
|                                   |  |  |       | -100 | +100 | nA      | 2, 3           |
|                                   |  | $V_{CC} = \pm 20V$ , $R_S = 10K\Omega$                 |       | -50  | +50  | nA      | 1              |
|                                   |  |  |       | -100 | +100 | nA      | 2, 3           |
|                                   |  | $V_{CC} = \pm 5V$ , $R_S = 10K\Omega$                  |       | -50  | +50  | nA      | 1              |
|                                   | Input Bias Current  R Power Supply Rejection Ratio |  |       | -100 | +100 | nA      | 2, 3           |
| I <sub>IB</sub>                   | Input Bias Current                                 | $V_{CM} = \pm 11.5V, R_{S} = 10K\Omega$                |       | 1.0  | 250  | nA      | 1              |
|                                   |  |  |       | 1.0  | 500  | nA      | 2, 3           |
|                                   | Input Bias Current  Power Supply Rejection Ratio   | $V_{CC} = \pm 20V$ , $R_S = 10K\Omega$                 |       | 1.0  | 250  | nA      | 1              |
|                                   |  |  |       | 1.0  | 500  | nA      | 2, 3           |
|                                   |  | $V_{CC} = \pm 5V$ , $R_S = 10K\Omega$                  |       | 1.0  | 250  | nA      | 1              |
|                                   |  |  |       | 1.0  | 500  | nA      | 2, 3           |
| PSRR Power Supply Rejection Ratio |  | $+V_{CC} = 20V \text{ to 5V}, R_{S} = 50\Omega$        |       | 70   |      | dB      | 1, 2, 3        |
| PSRR Power Supply Rejection Ratio | $-V_{CC} = -20V \text{ to } -5V, R_S = 50\Omega$   |  | 70    |      | dB   | 1, 2, 3 |                |
| CMRR                              | Common Mode Rejection Ratio                        | $V_{CC} = \pm 15V, V_{CM} = \pm 11.5V, R_S = 50\Omega$ |       | 80   |      | dB      | 1, 2, 3        |
| +l <sub>OS</sub>                  | Short Circuit Current                              | t < 25mS   |       | -65  | -5.0 | mA      | 1, 2, 3        |

Copyright © 2005–2013, Texas Instruments Incorporated

Submit Documentation Feedback



#### LM118/883 Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified.

DC  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ 

| Symbol               | Parameter                   | Conditions                           | Notes              | Min   | Max       | Unit | Sub-<br>groups |
|----------------------|-----------------------------|--------------------------------------|--------------------|-------|-----------|------|----------------|
| -l <sub>OS</sub>     | Short Circuit Current       | t < 25mS                             |                    | 5.0   | 65        | mA   | 1, 2           |
|                      |                             |                                      |                    | 5.0   | 80        | mA   | 3              |
| I <sub>CC</sub>      | Power Supply Current        | $V_{CC} = \pm 20V$                   |                    |       | 8.0       | mA   | 1              |
|                      |                             |                                      |                    |       | 7.0       | mA   | 2              |
|                      |                             |                                      |                    |       | 11        | mA   | 3              |
| V <sub>IO</sub> adj. | Input Offset Voltage Adjust | V <sub>CC</sub> = ± 20V              |                    | 4.0   | -4.0      | mV   | 1              |
| R <sub>I</sub>       | Input Resistance            |                                      | See <sup>(1)</sup> | 1.0   |           | МΩ   | 1              |
| V <sub>I</sub>       | Input Voltage Range         | V <sub>CC</sub> = ± 15V              | See <sup>(2)</sup> | -11.5 | +11.<br>5 | V    | 1, 2, 3        |
| A <sub>VS</sub>      | Large Signal Voltage Gain   | $R_L = 2K\Omega$ , $V_O = 0$ to -10V | See (3)            | 50    |           | V/mV | 4              |
|                      |                             |                                      | See <sup>(3)</sup> | 25    |           | V/mV | 5, 6           |
|                      |                             | $R_L = 2K\Omega$ , $V_O = 0$ to +10V | See <sup>(3)</sup> | 50    |           | V/mV | 4              |
|                      |                             |                                      | See <sup>(3)</sup> | 25    |           | V/mV | 5, 6           |
| Vo                   | Output Voltage Swing        | $R_L = 2K\Omega$                     |                    | +12   | -12       | V    | 4, 5, 6        |

<sup>(1)</sup> Specified by design not tested(2) Specified by CMRR

#### LM118/883 Electrical Characteristics AC Parameters

The following conditions apply parameters, unless otherwise specified.

AC  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ ,  $R_L = 2K\Omega$ ,,  $C_L = 33pF$ 


| Symbol         | Parameter | Conditions   | Notes | Min | Max | Unit | Sub-<br>groups |
|----------------|-----------|--|-------|-----|-----|------|----------------|
| S <sub>R</sub> | Slew Rate | $V_{CC} = \pm 20V$ , $V_I = -5V$ to +5V, $A_V = 1$ |       | 50  |     | V/µS | 7              |
|                |           | $V_{CC} = \pm 20V$ , $V_I = +5V$ to -5V, $A_V = 1$ |       | 50  |     | V/µS | 7              |


Submit Documentation Feedback


Datalog in K = V/mV





#### **Typical Performance Characteristics**





















#### **Typical Performance Characteristics (continued)**


















#### **Typical Performance Characteristics (continued)**







120  $V_S = \pm 15V$   $T_A = 25^{\circ}C$ 225

**Open Loop Frequency Response** 




Figure 21.




Figure 18.





Figure 20.




**J** ... .




#### **AUXILIARY CIRCUITS**

# Feedforward Compensation for Greater Inverting Slew Rate




#### **Compensation for Minimum Settling Time**




Slew and settling time to 0.1% for a 10V step change is 800 ns.

#### Slew rate typically 150V/µs.

#### **Offset Balancing**



#### **Isolating Large Capacitive Loads**




# LM118 6

Submit Documentation Feedback




# **Typical Applications**

#### **Fast Voltage Follower**



Do not hard-wire as voltage follower (R1  $\geq$  5 k $\Omega$ )


#### Integrator or Slow Inverter




 $C_F = Large (C_F \ge 50 pF)$ 

\*Do not hard-wire as integrator or slow inverter; insert a 10k-5 pF network in series with the input, to prevent oscillation.






#### Differential Amplifier






#### **Fast Sample and Hold**




# D/A Converter Using Ladder Network



\*Optional—Reduces settling time.



#### **Four Quadrant Multiplier**




ΔOutput zero.

\*"Y" zero

+"X" zero

‡Full scale adjust.


# **D/A Converter Using Binary Weighted Network**



\*Optional—Reduces settling time.



#### **Fast Summing Amplifier with Low Input Current**



\*L1-10V-14 mA bulb ELDEMA 1869

R1 = R2


C1 = C2

 $f = \frac{1}{2\pi R2 C1}$ 

#### Wein Bridge Sine Wave Oscillator

# 2 LM118 6 OUTPUT 3 R3 1000 pF 20K 1%

#### Instrumentation Amplifier



\*Gain  $\geq \frac{200 \text{K}}{\text{R}_g}$  for 1.5K  $\leq \text{R}_g \leq 200 \text{K}$ 



#### **REVISION HISTORY SECTION**

| Date Released | Revision | Section                       | Originator | Changes  |
|---------------|----------|-------------------------------|------------|--|
| 07/12/05      | А        | New Release, Corporate format | L. Lytle   | 1 MDS data sheet, MNLM118–X Rev 0A0 was converted into the Corp. datasheet format. MDS datasheet will be archived. |
| 03/20/2013    | А        | All Sections                  |            | Changed Layout of National Data Sheet to TI format   |

Product Folder Links: LM118QML

www.ti.com 23-Jan-2024

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan            | Lead finish/<br>Ball material | MSL Peak Temp    | Op Temp (°C) | Device Marking (4/5)                | Samples |
|------------------|--------|--------------|--------------------|------|----------------|---------------------|-------------------------------|------------------|--------------|-------------------------------------|---------|
| LM118 MD8        | ACTIVE | DIESALE      | Υ                  | 0    | 182            | RoHS & Green        | Call TI                       | Level-1-NA-UNLIM | -55 to 125   |                                     | Samples |
| LM118H/883       | ACTIVE | TO-99        | LMC                | 8    | 20             | RoHS & Green        | Call TI                       | Level-1-NA-UNLIM | -55 to 125   | LM118H/883 Q ACO<br>LM118H/883 Q >T | Samples |
| LM118J-8/883     | ACTIVE | CDIP         | NAB                | 8    | 40             | Non-RoHS<br>& Green | Call TI                       | Level-1-NA-UNLIM | -55 to 125   | LM118J-8<br>/883 Q ACO<br>/883 Q >T | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Jan-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**




#### \*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LM118J-8/883 | NAB          | CDIP         | 8    | 40  | 506.98 | 15.24  | 13440  | NA     |



www.ti.com 5-Jan-2022


#### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

| Device     | Package<br>Name | Package<br>Type | Pins | SPQ | Unit array<br>matrix | Max<br>temperature<br>(°C) | L (mm) | W<br>(mm) | Κ0<br>(μm) | P1<br>(mm) | CL<br>(mm) | CW<br>(mm) |
|------------|-----------------|-----------------|------|-----|----------------------|----------------------------|--------|-----------|------------|------------|------------|------------|
| LM118H/883 | LMC             | TO-CAN          | 8    | 20  | 2 X 10               | 150                        | 126.49 | 61.98     | 8890       | 11.18      | 12.95      | 18.54      |



TRANSISTOR OUTLINE



#### NOTES:


- 1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Pin numbers shown for reference only. Numbers may not be marked on package.
- 4. Reference JEDEC registration MO-002/TO-99.



TRANSISTOR OUTLINE



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated