


# LM3679 3MHz, 350mA Miniature Step-Down DC-DC Converter for Ultra Low Profile Applications (Height < 0.55mm)

Check for Samples: LM3679

#### **FEATURES**

- 16 μA Typical Quiescent Current
- 350 mA Maximum Load Capability
- 3 MHz PWM Fixed Switching Frequency (typ)
- Automatic PFM/PWM Mode Switching
- Available in 5-Bump DSBGA YZR Package and YPD Package
- Internal Synchronous Rectification for High Efficiency
- Internal Soft Start
- 0.01 µA Typical Shutdown Current
- · Operates from a Single Li-Ion Cell Battery
- Current Overload and Thermal Shutdown Protection
- Three External Components Required for Typical Applications
- Low Profile Solution (0.55mm Max Height, Includes Four External Components)

# TYPICAL APPLICATION CIRCUIT



Bill of Materials for Low Profile Solution:

CIN = JMK107BJ475K (Taiyo - Yuden)

COUT = JMK107BJ475K (Taiyo - Yuden) x2
Inductor = LQM21PN1R0MC0 (MuRata)

# Figure 1. Typical Low Profile Application Circuit (0.55mm max height using LM3679UR)

#### **APPLICATIONS**

- Mobile Phones
- PDAs
- MP3 Players
- W-LAN
- Portable Instruments
- · Digital Still Cameras
- Portable Hard Disk Drives

#### DESCRIPTION

The LM3679 step-down DC-DC converter is optimized for powering ultra-low voltage circuits from a single Li-lon cell battery and input voltage rails from 2.5V to 5.5V. It provides up to 350mA load current, over the entire input voltage range. The LM3679 output voltage can be configured to 1.2V, 1.5V, or 1.8V.




Figure 2. Efficiency vs. Output Current (V<sub>OUT</sub> = 1.8V)

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **DESCRIPTION CONTINUED**

The device offers superior features and performance for mobile phones and similar portable applications with complex power management systems. Automatic intelligent switching between PWM low-noise and PFM low-current mode offers improved system control. During PWM mode operation, the device operates at a fixed-frequency of 3 MHz (typ). PWM mode drives loads from  $\sim$  80mA to 350mA max. Hysteretic PFM mode extends the battery life by reducing the quiescent current to 16  $\mu$ A (typ) during light load and standby operation. Internal synchronous rectification provides high efficiency. In shutdown mode (Enable pin pulled low), the device turns off and reduces battery consumption to 0.01  $\mu$ A (typ).

The LM3679 is available in a lead-free (No PB) 5-bump DSBGA YZR package, 0.6mm height, and in an ultra thin 0.3mm height YPD package. Using the YPD package along with specific external components, allows for a low profile solution size with a max height of 0.55mm. A switching frequency of 3 MHz (typ) allows use of tiny surface-mount components. Only three external surface-mount components, an inductor and two ceramic capacitors, are required.

#### CONNECTION DIAGRAM AND PACKAGE MARK INFORMATION



Figure 3. 5 Bump DSBGA YZR and YPD Package (YPD package to be released soon)

#### **PIN DESCRIPTIONS**

Pin #	Name	Description
A1	V <sub>IN</sub>	Power supply input. Connect to the input filter capacitor (Figure 1).
A3	GND	Ground pin.
C1	EN	Enable pin. The device is in shutdown mode when voltage to this pin is <0.4V and enabled when >1.0V. Do not leave this pin floating.
C3	FB	Feedback analog input. Connect directly to the output filter capacitor (Figure 1).
B2	SW	Switching node connection to the internal PFET switch and NFET synchronous rectifier.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



# **ABSOLUTE MAXIMUM RATINGS(1)**

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

V <sub>IN</sub> Pin: Voltage to GND		-0.2V to 6.0V	
FB, SW, EN Pin:	FB, SW, EN Pin:		
Continuous Power Dissipation (2)	Internally Limited		
Junction Temperature (T <sub>J-MAX</sub> )	+125°C		
Storage Temperature Range		−65°C to +150°C	
Maximum Lead Temperature (Soldering,	10 sec.)	260°C	
ESD Rating <sup>(3)</sup>	Human Body Model: All Pins	2.0 kV	
	Machine Model: All Pins	200V	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub>= 150°C (typ.) and disengages at T<sub>J</sub>= 130°C (typ.).
- (3) The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

#### OPERATING RATINGS(1)(2)

Input Voltage Range	2.5V to 5.5V
Recommended Load Current	0mA to 350 mA
Junction Temperature (T <sub>J</sub> ) Range	−30°C to +125°C
Ambient Temperature (T <sub>A</sub> ) Range <sup>(3)</sup>	−30°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In Applications where high power dissipation and/or poor package resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX</sub>), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>) and the junction to ambient thermal resistance of the package (θ<sub>JA</sub>) in the application, as given by the following equation: T<sub>A-MAX</sub>= T<sub>J-MAX</sub>- (θ<sub>JA</sub>X P<sub>D-MAX</sub>). Refer to Dissipation rating table for P<sub>D-MAX</sub> values at different ambient temperatures.

#### THERMAL PROPERTIES

Junction-to-Ambient Thermal Resistance $(\theta_{JA})^{(1)}$	85°C/W
--	--------

(1) Junction to ambient thermal resistance is highly application and board layout dependent. In applications where high power dissipation exists, special care must be given to thermal dissipation issues in board design. Value specified here 85 °C/W is based on measurement results using a 4 layer board as per JEDEC standards.



# **ELECTRICAL CHARACTERISTICS**(1)(2)(3)

Limits in standard typeface are for  $T_J = T_A = 25^{\circ}\text{C}$ . Limits in **boldface** type apply over the operating ambient temperature range ( $-30^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ ). Unless otherwise noted, specifications apply to the LM3679TL/UR with  $V_{IN} = EN = 3.6V$ .

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IN</sub>	Input Voltage	See <sup>(4)</sup>	2.5		5.5	V
$V_{FB}$	Feedback Voltage	PWM mode	-2.5		+2.5	%
V <sub>REF</sub>	Internal Reference Voltage			0.5		V
I <sub>SHDN</sub>	Shutdown Supply Current	EN = 0V		0.01	1	μΑ
IQ	DC Bias Current into V <sub>IN</sub>	No load, device is not switching		16	35	μΑ
R <sub>DSON (P)</sub>	Pin-Pin Resistance for PFET	V <sub>IN</sub> = V <sub>GS</sub> = 3.6V, I <sub>SW</sub> = 100mA		350	450	mΩ
R <sub>DSON (N)</sub>	Pin-Pin Resistance for NFET	V <sub>IN</sub> = V <sub>GS</sub> = 3.6V, I <sub>SW</sub> = -100mA		150	250	mΩ
I <sub>LIM</sub>	Switch Peak Current Limit	Open Loop <sup>(5)</sup>	820	950	1075	mA
V <sub>IH</sub>	Logic High Input		1.0			V
V <sub>IL</sub>	Logic Low Input				0.4	V
I <sub>EN</sub>	Enable (EN) Input Current			0.01	1	μΑ
Fosc	Internal Oscillator Frequency	PWM Mode	2.5	3	3.5	MHz

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are specified by design, test or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.
- (3) The parameters in the electrical characteristic table are tested under open loop conditions at V<sub>IN</sub>= 3.6V unless otherwise specified. For performance over the input voltage range and closed loop condition, refer to the datasheet curvescurves
- (4) Input voltage will depend on I<sub>OUT MAX</sub> value. I<sub>OUT MAX</sub> = 300mA -> VIN = 2.5 to 5.5V. I<sub>OUT MAX</sub> = 350mA > VIN = 2.7V to 5.5V
- (5) Refer to datasheet curves for closed loop data and its variation with regards to supply voltage and temperature. Electrical Characteristic table reflects open loop data (FB=0V and current drawn from SW pin ramped up until cycle by cycle current limit is activated). Closed loop current limit is the peak inductor current measured in the application circuit by increasing output current until output voltage drops by 10%.

#### **DISSIPATION RATING TABLE**

$\theta_{ m JA}$	T <sub>A</sub> ≤ 25°C Power Rating	T <sub>A</sub> = 60°C Power Rating	T <sub>A</sub> = 85°C Power Rating	
85°C/W (4-layer board)	1176 mW	765 mW	470 mW	



# **BLOCK DIAGRAM**






Figure 4. Simplified Functional Diagram




#### TYPICAL PERFORMANCE CHARACTERISTICS


LM3679TL/UR, Circuit of Figure 1,  $V_{IN}$  = 3.6V,  $V_{OUT}$  = 1.8V,  $T_A$  = 25°C, unless otherwise noted.




















# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM3679TL/UR, Circuit of Figure 1,  $V_{IN}$  = 3.6V,  $V_{OUT}$  = 1.8V,  $T_A$  = 25°C, unless otherwise noted.







Figure 12.






Figure 13.






Figure 14.








#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM3679TL/UR, Circuit of Figure 1,  $V_{IN}$  = 3.6V,  $V_{OUT}$  = 1.8V,  $T_A$  = 25°C, unless otherwise noted.








Figure 18.




Figure 19.





Figure 20.








Figure 22.



#### **OPERATION DESCRIPTION**

#### **DEVICE INFORMATION**

The LM3679, a high efficiency step down DC-DC switching buck converter, delivers a constant voltage from a single Li-lon battery and input voltage rails from 2.5V to 5.5V such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3679 has the ability to deliver up to 350mA depending on the input voltage and output voltage, ambient temperature, and the inductor chosen.

There are three modes of operation depending on the current required - PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. The device operates in PWM mode at load current of approximately 80 mA or higher, having a voltage precision of  $\pm 2.5\%$  with 90% efficiency or better. Lighter load current causes the device to automatically switch into PFM mode for reduced current consumption ( $I_Q = 16 \mu A$  typ) and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{SHUTDOWN} = 0.01 \mu A$  typ).

Additional features include soft-start, under voltage protection, current overload protection, and thermal shutdown protection. As shown in Figure 1, only three external power components are required for implementation.

Using the YPD package allows for a low profile solution size (0.55mm max height, including external components). The recommended external components are stated within the application information. The max output current is 300mA when these specific low profile external components are used.

The part uses an internal reference voltage of 0.5V. It is recommended to keep the part in shutdown until the input voltage exceeds 2.5V.

#### **CIRCUIT OPERATION**

The LM3679 operates as follows. During the first portion of each switching cycle, the control block in the LM3679 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of (V<sub>IN</sub>–V<sub>OUT</sub>)/L, by storing energy in a magnetic field.

During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of -  $V_{OUT}/L$ .

The output filter stores charge when the inductor current is high, and releases it when inductor current is low, smoothing the voltage across the load.

The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.

#### **PWM OPERATION**

During PWM operation, the converter operates as a voltage-mode controller with input voltage feed forward. This allows the converter to achieve good load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

While in PWM mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator can also turn off the switch in case the current limit of the PFET is exceeded. Then the NFET switch is turned on and the inductor current ramps down. The next cycle is initiated by the clock turning off the NFET and turning on the PFET.






Figure 23. Typical PWM Operation

# **Internal Synchronous Rectification**

While in PWM mode, the LM3679 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

#### **Current Limiting**

A current limit feature allows the LM3679 to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 920 mA (typ). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

#### **PFM OPERATION**

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part will automatically transition into PFM mode when either of the following conditions occurs for a duration of 32 or more clock cycles:

- a. The NFET current reaches zero.
- b. The peak PMOS switch current drops below the  $I_{MODE}$  level, (Typically  $I_{MODE} < 75 \text{mA} + V_{IN}/55 \Omega$ ).




Figure 24. Typical PFM Operation

Submit Documentation Feedback



During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between  $\sim 0.2\%$  and  $\sim 1.8\%$  above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage reaches the 'high' PFM threshold or the peak current exceeds the I<sub>PFM</sub> level set for PFM mode. The typical peak current in PFM mode is:

$$I_{PFM} = 112mA + V_{IN}/20\Omega \tag{1}$$

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 25), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is 16µA (typ), which allows the part to achieve high efficiencies under extremely light load conditions.

If the load current should increase during PFM mode (Figure 25) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode. When  $V_{\text{IN}}$  =2.5V the part transitions from PWM to PFM mode at ~ 35mA output current and from PFM to PWM mode at ~ 95mA , when  $V_{\text{IN}}$ =3.6V, PWM to PFM transition occurs at ~ 42mA and PFM to PWM transition occurs at ~ 115mA, when  $V_{\text{IN}}$  =4.5V, PWM to PFM transition occurs at ~ 60mA and PFM to PWM transition occurs at ~ 135mA.




Figure 25. Operation in PFM Mode and Transfer to PWM Mode

#### **SHUTDOWN MODE**

Setting the EN input pin low (<0.4V) places the LM3679 in shutdown mode. During shutdown the PFET switch, NFET switch, reference, control and bias circuitry of the LM3679 are turned off. Setting EN high (>1.0V) enables normal operation. It is recommended to set EN pin low to turn off the LM3679 during system power up and undervoltage conditions when the supply is less than 2.5V. Do not leave the EN pin floating.



#### **SOFT START**

The LM3679 has a soft-start circuit that limits in-rush current during start-up. During start-up the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after Vin reaches 2.5V. Soft start is implemented by increasing switch current limit in steps of 200mA, 400mA, 600mA and 920mA (typical switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up. Typical start-up times with a 10µF output capacitor and 350mA load is 300 µs and with 1mA load is 200µs.

Submit Documentation Feedback



#### APPLICATION INFORMATION

#### INDUCTOR SELECTION

There are two main considerations when choosing an inductor; the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested form the manufacturer. The minimum value of inductance to ensure good performance is 0.5µH for a 300mA application and 0.7µH for a 350mA application. Shielded inductors radiate less noise and should be preferred.

There are two methods to choose the inductor saturation current rating.

#### Method 1:

The saturation current is greater than the sum of the maximum load current and the worst case average to peak inductor current. This can be written as

I<sub>SAT</sub> > I<sub>OUTMAX</sub> + I<sub>RIPPLE</sub>

where 
$$I_{RIPPLE} = \left(\frac{V_{IN} - V_{OUT}}{2 * L}\right) * \left(\frac{V_{OUT}}{V_{IN}}\right) * \left(\frac{1}{f}\right)$$

- IRIPPLE: average to peak inductor current
- I<sub>OLITMAX</sub>: maximum load current (350mA)
- V<sub>IN</sub>: maximum input voltage in application
- L: min inductor value including worst case tolerances (30% drop can be considered for method 1)
- f: minimum switching frequency (2.5MHz)

#### Method 2:

A more conservative and recommended approach is to choose an inductor that has saturation current rating greater than the max current limit of 1075mA.

A 1.0  $\mu$ H inductor with a saturation current rating of at least 1075 mA is recommended for most applications. The inductor's resistance should be less than 0.200 $\Omega$  for good efficiency. Table 1 lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor could be considered. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise shielded inductor in the event that noise from low-cost bobbin models is unacceptable.



#### INPUT CAPACITOR SELECTION

A ceramic input capacitor of  $4.7~\mu\text{F}$ , 6.3V is sufficient for most applications. Place the input capacitor as close as possible to the  $V_{\text{IN}}$  pin of the device. A larger value may be used for improved input voltage filtering. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0603 and 0805. The minimum input capacitance to ensure good performance is  $2.2\mu\text{F}$  at 3V dc bias including tolerances and over ambient temperature range. The input filter capacitor supplies current to the PFET switch of the LM3679 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select a capacitor with sufficient ripple current rating. The input current ripple can be calculated as:

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}} + \frac{r^2}{12}\right)}$$

$$r = \frac{(V_{IN} - V_{OUT}) * V_{OUT}}{L * f * I_{OUTMAX} * V_{IN}}$$

The worst case is when  $V_{IN} = 2 * V_{OUT}$ 

(3)

Table 1. Suggested Inductors and Their Suppliers

Model	Vendor	Dimensions LxWxH(mm)	D.C.R (max)
LQM21PN1R0M <sup>(1)</sup>	Murata	2.0 x1.25 x 0.5	190mΩ
MIPSA2520D 1R0	FDK	2.5 x 2.0 x 1.2	100 mΩ
LQM2HP 1R0	Murata	2.5 x 2.0 x 0.95	100 mΩ
BRL2518T1R0M	Taiyo Yuden	2.5x 1.8 x 1.2	80 mΩ

(1) Note: For Low Profile Solution

#### **OUTPUT CAPACITOR SELECTION**

A ceramic output capacitor of  $10 \mu F$ , 6.3V is sufficient for most applications. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0603 and 0805. DC bias characteristics vary from manufacturer to manufacturer and dc bias curves should be requested from them as part of the capacitor selection process.

The minimum output capacitance to ensure good performance is 5.75µF at 2.5V dc bias including tolerances and over ambient temperature range. The output filter capacitor smoothes out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

The output voltage ripple is caused by the charging and discharging of the output capacitor and by the R<sub>ESR</sub> and can be calculated as:

Voltage peak-to-peak ripple due to capacitance can be expressed as follows

$$V_{PP-C} = \frac{I_{RIPPLE}}{4*f*C} \tag{4}$$

Voltage peak-to-peak ripple due to ESR can be expressed as follows

$$V_{PP-ESR} = (2 * I_{RIPPLE}) * R_{ESR}$$
 (5)

Because these two components are out of phase the rms (root mean squared) value can be used to get an approximate value of peak-to-peak ripple.

Voltage peak-to-peak ripple, rms can be expressed as follow:

$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$
(6)

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated



Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor ( $R_{ESP}$ ).

The R<sub>ESR</sub> is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

**Table 2. Suggested Capacitors and Their Suppliers** 

		•	• • •	
Model	Туре	Vendor	Voltage Rating	Case Size Inch (mm)
4.7 μF for C <sub>IN</sub>				
C1608X5R0J475	Ceramic, X5R	TDK	6.3V	0603 (1608)
C2012X5R0J475	Ceramic, X5R	TDK	6.3V	0805 (2012)
GRM21BR60J475	Ceramic, X5R	muRata	6.3V	0805 (2012)
GRM185R60J475M (0.5mm height) <sup>(1)</sup>	Ceramic, X5R	muRata	6.3V	0603 (1608) <sup>(1)</sup>
JMK107BJ475MK (0.5mm Height) <sup>(2)</sup>	Ceramic, X5R	Taiyo-Yuden	6.3V	0603 (1608) <sup>(2)</sup>
JMK212BJ475	Ceramic, X5R	Taiyo-Yuden	6.3V	0805 (2012)
10 μF for C <sub>OUT</sub>				
GRM185R60J475M(0.5mm height) <sup>(3)</sup>	Ceramic, X5R	muRata	6.3V	0603 (1608) X 2 <sup>(3)</sup>
JMK107BJ475MK(0.5mm height) <sup>(3)</sup>	Ceramic, X5R	Taiyo-Yuden	6.3V	0603 (1608) X 2 <sup>(3)</sup>
C1608X5R0J106	Ceramic, X5R	TDK	6.3V	0603 (1608)
C2012X5R0J106	Ceramic, X5R	TDK	6.3V	0805 (2012)
GRM21BR60J106	Ceramic, X5R	muRata	6.3V	0805 (2012)
JMK212BJ106	Ceramic, X5R	Taiyo-Yuden	6.3V	0805 (2012)

- (1) For Low Profile Solution
- (2) For Low Profile Solution
- (3) ow Profile solution use two 4.7uF in parallel for C<sub>OUT</sub>.

#### DSBGA PACKAGE ASSEMBLY AND USE

Use of the DSBGA package requires specialized board layout, precision mounting and careful re-flow techniques, as detailed in TI Application Note 1112 (SNVA009). Refer to the section "Surface Mount Technology (SMD) Assembly Considerations". For best results in assembly, alignment ordinals on the PC board should be used to facilitate placement of the device. The pad style used with DSBGA package must be the NSMD (non-solder mask defined) typ. This means that the solder-mask opening is larger than the pad size. This prevents a lip that otherwise forms if the solder-mask and pad overlap, from holding the device off the surface of the board and interfering with mounting. See Application Note 1112 (SNVA009) for specific instructions how to do this. The 5-Bump package used for LM3679 has 300 micron solder balls and requires 10.82 mils pads for mounting on the circuit board. The trace to each pad should enter the pad with a 90° entry angle to prevent debris from being caught in deep corners. Initially, the trace to each pad should be 7 mil wide, for a section approximately 7 mil long or longer, as a thermal relief. Then each trace should neck up or down to its optimal width. The important criteria is symmetry. This ensures the solder bumps on the LM3679 re-flow evenly and that the device solders level to the board. In particular, special attention must be paid to the pads for bumps A1 and A3, because GND and V<sub>IN</sub> are typically connected to large copper planes, inadequate thermal relief can result in late or inadequate re-flow of these bumps.

The DSBGA package is optimized for the smallest possible size in applications with red or infrared opaque cases. Because the DSBGA package lacks the plastic encapsulation characteristic of larger devices, it is vulnerable to light. Backside metallization and/or epoxy coating, along with front-side shading by the printed circuit board, reduce this sensitivity. However, the package has exposed die edges. In particular, DSBGA devices are sensitive to light, in the red and infrared range, shining on the package's exposed die edges.

#### **BOARD LAYOUT CONSIDERATIONS**

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability. Poor layout can also result in re-flow problems leading to poor solder joints between the DSBGA package and board pads. Poor solder joints can result in erratic or degraded performance.

Copyright © 2007–2008, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 26. Board Layout Design Rules for the LM3679

Good layout for the LM3679 can be implemented by following a few simple design rules, as illustrated in Figure.

- Place the LM3679 on 10.82 mil pads. As a thermal relief, connect to each pad with a 7 mil wide, approximately 7 mil long trace, and then incrementally increase each trace to its optimal width. The important criterion is symmetry to ensure the solder bumps on the re-flow evenly (DSBGA PACKAGE ASSEMBLY AND USE).
- Place the LM3679, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Special care must be given to place the input filter capacitor very close to the V<sub>IN</sub> and GND pin.
- 3. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the LM3679 and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the LM3679 by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- 4. Connect the ground pins of the LM3679, and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3679 by giving it a low-impedance ground connection.
- 5. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces
- 6. Route noise sensitive traces such as the voltage feedback path away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3679 circuit and should be routed directly from FB to V<sub>OUT</sub> at the output capacitor and should be routed opposite to noise components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.
- 7. Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noise-sensitive circuitry in the system can be reduced through distance.

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated

www.ti.com

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (since this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using low-dropout linear regulators.

Submit Documentation Feedback

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LM3679UR-1.2/NOPB	Active	Production	DSBGA (YPD)   5	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	Z
LM3679UR-1.2/NOPB.A	Active	Production	DSBGA (YPD)   5	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Z
LM3679UR-1.8/NOPB	Active	Production	DSBGA (YPD)   5	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	R
LM3679UR-1.8/NOPB.A	Active	Production	DSBGA (YPD)   5	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	R
LM3679URX-1.2/NOPB	Active	Production	DSBGA (YPD)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	Z
LM3679URX-1.2/NOPB.A	Active	Production	DSBGA (YPD)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Z
LM3679URX-1.8/NOPB	Active	Production	DSBGA (YPD)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	R
LM3679URX-1.8/NOPB.A	Active	Production	DSBGA (YPD)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-30 to 85	R

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Nov-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3679UR-1.2/NOPB	DSBGA	YPD	5	250	178.0	8.4	1.19	1.57	0.56	4.0	8.0	Q1
LM3679UR-1.8/NOPB	DSBGA	YPD	5	250	178.0	8.4	1.19	1.57	0.56	4.0	8.0	Q1
LM3679URX-1.2/NOPB	DSBGA	YPD	5	3000	178.0	8.4	1.19	1.57	0.56	4.0	8.0	Q1
LM3679URX-1.8/NOPB	DSBGA	YPD	5	3000	178.0	8.4	1.19	1.57	0.56	4.0	8.0	Q1



www.ti.com 5-Nov-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3679UR-1.2/NOPB	DSBGA	YPD	5	250	208.0	191.0	35.0
LM3679UR-1.8/NOPB	DSBGA	YPD	5	250	208.0	191.0	35.0
LM3679URX-1.2/NOPB	DSBGA	YPD	5	3000	208.0	191.0	35.0
LM3679URX-1.8/NOPB	DSBGA	YPD	5	3000	208.0	191.0	35.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025