











LMZ23605

SNVS659I-MARCH 2011-REVISED AUGUST 2015

# LMZ23605 5-A SIMPLE SWITCHER® Power Module With 36-V Maximum Input Voltage


### **Features**

- Integrated Shielded Inductor
- Simple PCB Layout
- Frequency Synchronization Input (650 kHz to 950
- Flexible Start-up Sequencing Using External Soft-Start, Tracking and Precision Enable
- Protection Against Inrush Currents and Faults such as Input UVLO and Output Short Circuit
- Junction Temperature Range -40°C to +125°C
- Single Exposed Pad and Standard Pinout for Easy Mounting and Manufacturing
- Fast Transient Response for Powering FPGAs and ASICs
- Fully Enabled for WEBENCH® Power Designer
- Pin Compatible With LMZ22005/LMZ23603/LMZ22003
- Performance Benefits
  - High Efficiency Reduces System Heat Generation
  - Tested to EN55022 Class B
    - See SNVA473 and Layout for Information on Device Under Test.
    - Vin = 24 V Vo = 3.3 V Io = 5 A

NOTE: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007.

- Low Component Count, only 5 External Components
- Low Output Voltage Ripple
- Uses PCB as Heat Sink, no Airflow Required
- **Electrical Specifications** 
  - 30-W Maximum Total Output Power
  - Up to 5-A Output Current
  - Input Voltage Range 6 V to 36 V
  - Output Voltage Range 0.8 V to 6 V
  - Efficiency up to 92%

#### Simplified Application Schematic



### 2 Applications

- Point-of-load Conversions from 12-V and 24-V Input Rail
- **Time-Critical Projects**
- Space Constrained / High Thermal Requirement **Applications**
- Negative Output Voltage Applications See SNVA425

# 3 Description

The LMZ23605 SIMPLE SWITCHER® power module is an easy-to-use step-down DC - DC solution capable of driving up to 5-A load. The LMZ23605 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.


The LMZ23605 can accept an input voltage rail between 6 V and 36 V and can deliver an adjustable and highly accurate output voltage as low as 0.8 V. The LMZ23605 only requires two external resistors and three external capacitors to complete the power solution. The LMZ23605 is a reliable and robust design with the following protection features: thermal shutdown, programmable input undervoltage lockout, output overvoltage protection, short circuit protection, output current limit, and the device allows start-up into a prebiased output. The sync input allows synchronization over the 650- to 950-kHz switching frequency range.

### Device Information<sup>(1)(2)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMZ23605	NDW (7)	10.16 mm × 9.85 mm		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- Peak reflow temperature equals 245°C. See SNAA214 for more details.

#### Efficiency 5-V Output at 25°C Ambient





### **Table of Contents**

1	Features 1	8	Application and Implementation	17
2	Applications 1		8.1 Application Information	17
3	Description 1		8.2 Typical Application	17
4	Revision History2	9	Power Supply Recommendations	22
5	Pin Configuration and Functions 3	10	Layout	22
6	Specifications		10.1 Layout Guidelines	2
•	6.1 Absolute Maximum Ratings		10.2 Layout Examples	2
	6.2 ESD Ratings		10.3 Power Dissipation and Thermal Consideration	ns 24
	6.3 Recommended Operating Conditions		10.4 Power Module SMT Guidelines	2
	6.4 Thermal Information	11	Device and Documentation Support	26
	6.5 Electrical Characteristics 4		11.1 Device Support	20
	6.6 Typical Characteristics		11.2 Documentation Support	20
7	Detailed Description		11.3 Community Resources	26
-	7.1 Overview		11.4 Trademarks	26
	7.2 Functional Block Diagram		11.5 Electrostatic Discharge Caution	20
	7.3 Feature Description		11.6 Glossary	20
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	2 <sup>-</sup>

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision H (October 2013) to Revision I

**Page** 

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ......1 Removed Easy-To-Use PFM 7-Pin Package image ......1


#### Changes from Revision G (December 2012) to Revision H

**Page** 

•	Deleted 10 mil	4
•	Changed 10 mil	22
•	Changed 10 mil	25
•	Added Power Module SMT Guidelines	25



# 5 Pin Configuration and Functions



#### **Pin Functions**

PI	IN	I/O	DESCRIPTION
NAME	NO.		
AGND	4	Ground	Analog Ground — Reference point for all stated voltages. Must be externally connected to PGND (EP).
EN	3	Analog	Enable — Input to the precision enable comparator. Rising threshold is 1.279 V typical. Once the module is enabled, a 21-µA source current is internally activated to facilitate programmable hysteresis.
FB			Feedback — Internally connected to the regulation amplifier, over-voltage comparators. The regulation reference point is 0.796V at this input pin. Connect the feedback resistor divider between the output and AGND to set the output voltage.
PGND		Ground	Exposed Pad / Power Ground Electrical path for the power circuits within the module. — NOT Internally connected to AGND / pin 4. Used to dissipate heat from the package during operation. Must be electrically connected to pin 4 external to the package.
SS/TRK	6	Analog	Soft-Start/Track — To extend the 1.6-ms internal soft-start connect an external soft-start capacitor. For tracking connect to an external resistive divider connected to a higher priority supply rail.
SYNC	2	Analog	Sync Input — Apply a CMOS logic level square wave whose frequency is between 650 kHz and 950 kHz to synchronize the PWM operating frequency to an external frequency source. When not using synchronization connect to ground. The module free running PWM frequency is 812 kHz (typical).
VIN	1	Power	Supply input — Nominal operating range is 6 V to 36 V. A small amount of internal capacitance is contained within the package assembly. Additional external input capacitance is required between this pin and exposed pad (PGND).
VOUT	7	Power	Output Voltage — Output from the internal inductor. Connect the output capacitor between this pin and exposed pad.

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	М	IN	MAX	UNIT
VIN to PGND	-(	).3	40	V
EN, SYNC to AGND	-(	).3	5.5	V
SS/TRK, FB to AGND	-(	).3	2.5	V
AGND to PGND	-(	).3	0.3	V
Junction temperature			150	°C
Peak reflow case temperature (30 sec)			245	°C
Storage temperature, T <sub>stg</sub>	-(	35	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	٧

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> For soldering specifications, refer to the following document: SNOA549



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VIN	6	36	V
EN, SYNC	0	5	V
Operation junction temperature	-40	125	°C

#### 6.4 Thermal Information

	THI	ERMAL METRIC <sup>(1)</sup>	LMZ23605 NDW	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal  4-layer Evaluation Printed-Circuit-Board, 60 vias, N		<b>7 PINS</b>	
	resistancet (2)	flow  2-layer JEDEC Printed-Circuit-Board, No air flow	21.5	
$R_{\theta JC(top)}$	R <sub>0JC(top)</sub> Junction-to-case (top) thermal resistance			°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Limits in standard type are for  $T_J = 25$ °C unless otherwise specified. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12 \text{ V}$ ,  $V_{OLIT} = 3.3 \text{ V}$ 

	PARAMETER	TES	ST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SYSTEM	PARAMETERS		·				
ENABLE (	CONTROL						
					1.279		V
$V_{EN}$	EN threshold trip point	V <sub>EN</sub> rising	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C	1.1		1.458	
V <sub>EN-HYS</sub>	EN input hysteresis current	V <sub>EN</sub> > 1.279 V			-21		μΑ
SOFT-STA	ART						
					50		μΑ
I <sub>SS</sub>	SS source current	V <sub>SS</sub> = 0 V	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C	40		60	Ī
t <sub>SS</sub>	Internal soft-start interval				1.6		ms
CURRENT	Γ LIMIT						
I <sub>CL</sub>	Current limit threshold	DC average	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C	5.4			Α
INTERNA	L SWITCHING OSCILLATOR						
f <sub>osc</sub>	Free-running oscillator frequency	Sync input connected	to ground.	711	812	914	kHz
f <sub>sync</sub>	Synchronization range			650		950	kHz
V <sub>IL-sync</sub>	Synchronization logic zero amplitude	Relative to AGND	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C			0.4	V
V <sub>IH-sync</sub>	Synchronization logic one amplitude	Relative to AGND.	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C	1.5			V
Sync <sub>DC</sub>	Synchronization duty cycle range			15%	50%	85%	
D <sub>max</sub>	Maximum Duty Factor				83%		1

<sup>(1)</sup> Minimum and Maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

<sup>(2)</sup> R<sub>0JA</sub> measured on a 3.5-in × 3.5-in × 3.5-in 4-layer board, with 3-oz. copper on outer layers and 2-oz. copper on inner layers, sixty thermal vias, no air flow, and 1-W power dissipation. Refer to application note layout diagrams.



### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J = 25^{\circ}$ C unless otherwise specified. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$ 


	PARAMETER	TES	ST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
REGULATION	ON AND OVERVOLTAGE (	COMPARATOR	,				
	La manual a Cara Cara dibarah				0.796		V
$V_{FB}$	In-regulation feedback voltage	$V_{SS} > + 0.8 \text{ V}$ $I_O = 5 \text{ A}$	over the junction temperature (T <sub>J</sub> ) range of –40°C to +125°C	0.776		0.816	
$V_{FB-OV}$	Feedback overvoltage protection threshold				0.86		V
I <sub>FB</sub>	Feedback input bias current				5		nA
IQ	Non-switching input current	V <sub>FB</sub> = 0.86 V			2.6		mA
I <sub>SD</sub>	Shutdown quiescent current	V <sub>EN</sub> = 0 V			70		μΑ
THERMAL (	CHARACTERISTICS	1					
T <sub>SD</sub>	Thermal shutdown	Rising			165		°C
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis	Falling			15		°C
PERFORMA	NCE PARAMETERS(3)						
ΔV <sub>O</sub>	Output voltage ripple	Cout = 220 uF with 7 0.047 uF BW at 20 M	mΩ ESR + 100 uF X7R + 2 x Hz		9		$mV_{PP}$
$\Delta V_{O}/\Delta V_{IN}$	Line regulation	$V_{IN} = 12 \text{ V to } 36 \text{ V}, I_{O}$	= 0.001 A		±0.02%		
$\Delta V_O/\Delta I_{OUT}$	Load regulation	V <sub>IN</sub> = 12 V, I <sub>O</sub> = 0.001	A to 5 A		1		mV/A
n	Book officionay	V <sub>IN</sub> = 12 V V <sub>O</sub> = 3.3 V, I <sub>O</sub> = 1 A			86%		
η	Peak efficiency	$V_{IN} = 24 \ V \ V_{O} = 3.3 \ V$		80%			
	Full load officionay	$V_{IN} = 12 \text{ V } V_{O} = 3.3 \text{ V, } I_{O} = 5 \text{ A}$			81.5%		
η	Full load efficiency	$V_{IN} = 24 \text{ V } V_{O} = 3.3 \text{ V}$	′, I <sub>O</sub> = 5 A		76%		

<sup>(3)</sup> Refer to BOM in Table 1.



### 6.6 Typical Characteristics

Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.




Product Folder Links: LMZ23605

Submit Documentation Feedback



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.





Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10-µF Ceramic; T<sub>A</sub> = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.





Product Folder Links: LMZ23605

Copyright © 2011-2015, Texas Instruments Incorporated



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer +  $10-\mu F$  Ceramic;  $T_A = 25^{\circ}$  C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.





 $V_{IN}$ = 12 V,  $V_{OUT}$  = 3.3 V







Figure 38. Thermal Derating



 $V_{IN} = 24 \text{ V}, V_{OUT} = 3.3 \text{ V}$ 







Figure 40. Thermal Derating



12  $V_{IN}$  3.3  $V_O$  at 5 A, BW = 20 MHz


Figure 42. Output Ripple

Figure 41. Normalized Line and Load Regulation

Submit Documentation Feedback



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 12 V;  $C_{IN}$  = 2 x 10  $\mu$ F + 1- $\mu$ F X7R Ceramic;  $C_{O}$  = 220  $\mu$ F Specialty Polymer + 10- $\mu$ F Ceramic;  $T_{A}$  = 25° C for waveforms. Efficiency and dissipation plots marked with \* have cycle skipping at light loads resulting in slightly higher Output ripple.






### 7 Detailed Description

#### 7.1 Overview

The architecture used is an internally compensated emulated peak current mode control, based on a monolithic synchronous SIMPLE SWITCHER core capable of supporting high load currents. The output voltage is maintained through feedback compared with an internal 0.8-V reference. For emulated peak current-mode, the valley current is sampled on the down-slope of the inductor current. This is used as the DC value of current to start the next cycle.

The primary application for emulated peak current-mode is high input voltage to low output voltage operating at a narrow duty cycle. By sampling the inductor current at the end of the switching cycle and adding an external ramp, the minimum ON-time can be significantly reduced, without the need for blanking or filtering which is normally required for peak current-mode control.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Synchronization Input

The PWM switching frequency can be synchronized to an external frequency source. If this feature is not used, connect this input either directly to ground, or connect to ground through a resistor of 1.5 k $\Omega$  or less. The allowed synchronization frequency range is 650 kHz to 950 kHz. The typical input threshold is 1.4-V transition level. Ideally the input clock must overdrive the threshold by a factor of 2, so direct drive from 3.3-V logic through a 1.5-k $\Omega$  Thevenin source resistance is recommended.

#### NOTE

Applying a sustained logic 1 corresponds to zero hertz PWM frequency and will cause the module to stop switching.

### 7.3.2 Output Overvoltage Protection

If the voltage at FB is greater than a 0.86-V internal reference, the output of the error amplifier is pulled toward ground, causing  $V_O$  to fall.



### **Feature Description (continued)**

#### 7.3.3 Current Limit

The LMZ23605 is protected by both low-side (LS) and high-side (HS) current limit circuitry. The LS current limit detection is carried out during the OFF-time by monitoring the current through the LS synchronous MOSFET. Referring to the *Functional Block Diagram*, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 5.4 A (typical) the current limit comparator disables the start of the next switching period. Switching cycles are prohibited until current drops below the limit. DC current limit is dependent on both duty cycle as illustrated in the graph in the *Typical Characteristics* section. The HS current limit monitors the current of top side MOSFET. Once HS current limit is detected (7 A typical), the HS MOSFET is shut off immediately, until the next cycle. Exceeding HS current limit causes  $V_{\rm O}$  to fall. Typical behavior of exceeding LS current limit is that  $f_{\rm SW}$  drops to 1/2 of the operating frequency.

#### 7.3.4 Thermal Protection

The junction temperature of the LMZ23605 must not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at  $165^{\circ}$ C (typical) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing  $V_O$  to fall, and additionally the  $C_{SS}$  capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below  $150^{\circ}$ C (typical hysteresis =  $15^{\circ}$ C) the SS pin is released,  $V_O$  rises smoothly, and normal operation resumes.

Applications requiring maximum output current especially those at high input voltage may require additional derating at elevated temperatures.

### 7.3.5 Prebiased Start-Up

The LMZ23605 will properly start up into a prebiased output. This start-up situation is common in multiple rail logic applications where current paths may exist between different power rails during the start-up sequence. Figure 46 shows proper behavior in this mode. Trace one is Enable going high. Trace two is 1.5-V prebias rising to 3.3 V. Rise-time determined by  $C_{SS}$ , trace three.




Figure 46. Prebiased Start-Up

# 7.3.6 Tracking Supply Divider Option

The tracking function allows the module to be connected as a slave supply to a primary voltage rail (often the 3.3-V system rail) where the slave module output voltage is lower than that of the master. Proper configuration allows the slave rail to power up coincident with the master rail such that the voltage difference between the rails during ramp-up is small (that is, < 0.15 V typical). The values for the tracking resistive divider must be selected such that the effect of the internal 50- $\mu$ A current source is minimized. In most cases the ratio of the tracking divider resistors is the same as the ratio of the output voltage setting divider. Proper operation in tracking mode dictates the soft-start time of the slave rail be shorter than the master rail; a condition that is easy satisfy because the C<sub>SS</sub> cap is replaced by R<sub>TKB</sub>. The tracking function is only supported for the power up interval of the master supply; once the SS/TRK rises past 0.8 V the input is no longer enabled and the 50- $\mu$ A internal current source is switched off.

### **Feature Description (continued)**





Figure 47. Tracking Option Input Detail

#### 7.4 Device Functional Modes

### 7.4.1 Discontinuous Conduction and Continuous Conduction Modes

At light load the regulator will operate in discontinuous conduction mode (DCM). With load currents above the critical conduction point, it will operate in continuous conduction mode (CCM). In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the OFF-time. When operating in DCM, inductor current is maintained to an average value equaling I<sub>OUT</sub>. Inductor current exhibits normal behavior for the emulated current mode control method used. Output voltage ripple typically increases during this mode of operation.

Figure 48 is a comparison pair of waveforms of the showing both CCM (upper) and DCM operating modes.



 $V_{IN}$  = 12 V,  $V_{O}$  = 3.3 V,  $I_{O}$  = 3 A / 0.3 A 2  $\mu$ s/div

Figure 48. CCM and DCM Operating Modes



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LMZ23605 is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 5 A. The following design procedure can be used to select components for the LMZ23605. Alternately, the WEBENCH software may be used to generate complete designs.

When generating a design, the WEBENCH software uses iterative design procedure and accesses comprehensive databases of components. Please go to www.ti.com for more details.

### 8.2 Typical Application




Figure 49. Typical Application Schematic

#### 8.2.1 Design Requirements

For this example the following application parameters exist:

- V<sub>IN</sub> Range = Up to 36 V
- V<sub>OUT</sub> = 0.8 V to 6 V
- I<sub>OUT</sub> = 5 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Design Steps

The LMZ23605 is fully supported by WEBENCH which offers: component selection, electrical and thermal simulations. Additionally there are both evaluation and demonstration boards that may be used as a starting point for design. The following list of steps can be used to manually design the LMZ23605 application.

All references to values refer to the Figure 49.

- 1. Select minimum operating V<sub>IN</sub> with enable divider resistors
- 2. Program V<sub>O</sub> with resistor divider selection
- 3. Select Co

Submit Documentation Feedback



### **Typical Application (continued)**

- 4. Select CIN
- 5. Determine module power dissipation
- 6. Layout PCB for required thermal performance

### 8.2.2.2 Enable Divider, $R_{ENT}$ , $R_{ENB}$ and $R_{ENH}$ Selection

Internal to the module is a 2-M $\Omega$  pullup resistor connected from V<sub>IN</sub> to Enable. For applications not requiring precision undervoltage lockout (UVLO), the Enable input may be left open circuit and the internal resistor will always enable the module. In such case, the internal UVLO occurs typically at 4.3 V (V<sub>IN</sub>rising).

In applications with separate supervisory circuits Enable can be directly interfaced to a logic source. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the LMZ23605 output rail.

Enable provides a precise 1.279-V threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as  $V_{IN}$ . Additionally there is 21  $\mu$ A (typical) of switched offset current allowing programmable hysteresis. See Figure 50.

The function of the enable divider is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable UVLO. The two resistors must be chosen based on the following ratio:

$$R_{ENT} / R_{ENB} = (V_{IN \ UVLO} / 1.279 \ V) - 1$$
 (1)

The LMZ23605 typical application shows 12.7 k $\Omega$  for R<sub>ENB</sub> and 42.2 k $\Omega$  for R<sub>ENT</sub> resulting in a rising UVLO of 5.46 V. This divider presents 8.33 V to the input when the divider is raised to 36 V which would exceed the recommended 5.5-V limit for Enable. A midpoint 5.1-V Zener clamp is applied to allow the application to cover the full 6 V to 36 V range of operation. The Zener clamp is not required if the target application prohibits the maximum Enable input voltage from being exceeded.

Additional enable voltage hysteresis can be added with the inclusion of  $R_{\text{ENH}}$ . It is possible to select values for  $R_{\text{ENT}}$  and  $R_{\text{ENB}}$  such that  $R_{\text{ENH}}$  is a value of zero allowing it to be omitted from the design.

Rising threshold can be calculated as follows:

$$V_{EN}(rising) = 1.279 (1 + (R_{ENT}|| 2 meg)/R_{ENB})$$
 (2)

Whereas the falling threshold level can be calculated using:

$$V_{EN}(falling) = V_{EN}(rising) - 21 \,\mu\text{A} \,(\,R_{ENT}||\, 2\,\text{meg} \,||\, R_{ENTB} + R_{ENH} \,) \tag{3}$$




Figure 50. Enable input detail



### Typical Application (continued)

#### 8.2.2.3 Output Voltage Selection

Output voltage is determined by a divider of two resistors connected between  $V_O$  and ground. The midpoint of the divider is connected to the FB input.

The regulated output voltage determined by the external divider resistors R<sub>FBT</sub> and R<sub>FBB</sub> is:

$$V_O = 0.796 \text{ V} \times (1 + R_{EBT} / R_{EBB})$$
 (4)

Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:

$$R_{FBT} / R_{FBB} = (V_O / 0.796 \text{ V}) - 1$$
 (5)

These resistors must generally be chosen from values in the range of 1.0 k $\Omega$  to 10.0 k $\Omega$ .

For  $V_O = 0.8$  V the FB pin can be connected to the output directly and  $R_{FBB}$  can be set to 8.06 k $\Omega$  to provide minimum output load.

Table 1 lists the values for R<sub>FBT</sub> and R<sub>FBB</sub>.

**Table 1. Typical Application Bill of Materials** 

REF DES	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N				
U1	SIMPLE SWITCHER	PFM-7	Texas Instruments	LMZ23605TZ				
C <sub>in</sub> 1,5	0.047 μF, 50 V, X7R	1206	Yageo America	CC1206KRX7R9BB473				
C <sub>in</sub> 2,3	10 μF, 50 V, X7R	1210	Taiyo Yuden	UMK325BJ106MM-T				
C <sub>in</sub> 6 (OPT)	CAP, AL, 150 µF, 50 V	Radial G	Panasonic	EEE-FK1H151P				
C <sub>O</sub> 1,6	0.047 μF, 50 V, X7R	1206	Yageo America	CC1206KRX7R9BB473				
C <sub>O</sub> 2 (OPT)	100 μF, 6.3 V, X7R	1210	TDK	C3225X5R0J107M				
C <sub>O</sub> 5	220 μF, 6.3 V, SP-Cap	(7343)	Panasonic	EEF-UE0J221LR				
R <sub>FBT</sub>	3.32 kΩ	0805	Panasonic	ERJ-6ENF3321V				
R <sub>FBB</sub>	1.07 kΩ	0805	Panasonic	ERJ-6ENF1071V				
R <sub>SN</sub> (OPT)	1.50 kΩ	0805	Vishay Dale	CRCW08051K50FKEA				
R <sub>ENT</sub>	42.2 kΩ	0805	Panasonic	ERJ-6ENF4222V				
R <sub>ENB</sub>	12.7 kΩ	0805	Panasonic	ERJ-6ENF1272V				
R <sub>FRA</sub> (OPT)	23.7Ω	0805	Vishay Dale	CRCW080523R7FKEA				
R <sub>ENH</sub> (OPT)	100 Ω	0805	Vishay Dale	CRCW0805100RFKEA				
C <sub>SS</sub>	0.47 μF, ±10%, X7R, 16 V	0805	AVX	0805YC474KAT2A				
D1(OPT)	5.1V, 0.5 W	SOD-123	Diodes Inc.	MMSZ5231BS-7-F				

### 8.2.2.4 Soft-Start Capacitor Selection

Programmable soft-start permits the regulator to slowly ramp to its steady-state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time.

Upon turnon, after all UVLO conditions have been passed, an internal 1.6-ms circuit slowly ramps the SS/TRK input to implement internal soft-start. If 2 ms is an adequate turnon time then the Css capacitor can be left unpopulated. Longer soft-start periods are achieved by adding an external capacitor to this input.

Soft-start duration is given by the formula:

$$t_{SS} = V_{REF} \times C_{SS} / Iss = 0.796 \text{ V} \times C_{SS} / 50 \text{ } \mu\text{A}$$
(6)

This equation can be rearranged as follows:

$$C_{SS} = t_{SS} \times 50 \ \mu\text{A} / 0.796 \ \text{V}$$
 (7)

Using a 0.22- $\mu$ F capacitor results in 3.5 ms typical soft-start duration; and 0.47  $\mu$ F results in 7.5 ms typical. 0.47  $\mu$ F is a recommended initial value.

As the soft-start input exceeds 0.796~V the output of the power stage will be in regulation and the  $50-\mu A$  current is deactivated. The following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal current sink.

The Enable input being pulled low

Submit Documentation Feedback



- Thermal shutdown condition
- Internal V<sub>CC</sub> UVLO (Approx 4.3-V input to V<sub>IN</sub>)

### 8.2.2.5 C<sub>O</sub> Selection

None of the required  $C_O$  output capacitance is contained within the module. A minimum value of 200  $\mu F$  is required based on the values of internal compensation in the error amplifier. Low ESR tantalum, organic semiconductor or specialty polymer capacitor types are recommended for obtaining lowest ripple. The output capacitor  $C_O$  may consist of several capacitors in parallel placed in close proximity to the module. The output capacitor assembly must also meet the worst case minimum ripple current rating of 0.5 ×  $I_{LR P-P}$ , as calculated in Equation 14 below. Beyond that, additional capacitance will reduce output ripple so long as the ESR is low enough to permit it. Loop response verification is also valuable to confirm closed loop behavior.

For applications with dynamic load steps; the following equation provides a good first pass approximation of  $C_O$  for load transient requirements. Where  $V_{O-Tran}$  is 100 mV on a 3.3-V output design.

$$C_{O} \ge I_{O-Tran} / (V_{O-Tran} - ESR \times I_{O-Tran}) \times (FsW / V_{O})$$
(8)

Solving:

$$C_O \ge 4.5 \text{ A} / (0.1 \text{ V} - .007 \times 4.5) \times (800000 / 3.3) \ge 271 \mu\text{F}$$
 (9)

#### NOTE

The stability requirement for 200 µF minimum output capacitance will take precedence.

One recommended output capacitor combination is a  $220-\mu F$ ,  $7-m\Omega$  ESR specialty polymer cap in parallel with a  $100-\mu F$  6.3-V X5R ceramic. This combination provides excellent performance that may exceed the requirements of certain applications. Additionally some small ceramic capacitors can be used for high frequency EMI suppression.

### 8.2.2.6 C<sub>IN</sub> Selection

The LMZ23605 module contains a small amount of internal ceramic input capacitors. Additional input capacitance is required external to the module to handle the input ripple current of the application. The input capacitor can be several capacitors in parallel. This input capacitance must be located in very close proximity to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Input ripple current rating is dictated by the equation:

$$I(C_{IN(RMS)}) \approx 1/2 \times I_O \times SQRT (D/1-D)$$

where

• 
$$D \cong V_O / V_{IN}$$
 (10)

As a point of reference, the worst case ripple current will occur when the module is presented with full load current and when  $V_{IN} = 2 \times V_O$ 

Recommended minimum input capacitance is 22uF X7R (or X5R) ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature derating of the capacitor selected.

#### **NOTE**

The ripple current rating of ceramic capacitors may be missing from the capacitor data sheet and you may have to contact the capacitor manufacturer for this parameter.

If the system design requires a certain minimum value of peak-to-peak input ripple voltage ( $\Delta V_{IN}$ ) be maintained then the following equation may be used.

$$C_{IN} \ge I_O \times D \times (1 - D) / f_{SW-CCM} \times \Delta V_{IN}$$
(11)

If  $\Delta V_{IN}$  is 1% of  $V_{IN}$  for a 12-V input to 3.3-V output application this equals 120 mV and  $f_{SW}$  = 812 kHz.

$$C_{IN} \ge 5 \text{ A} \times 3.3 \text{ V} / 12 \text{ V} \times (1 - 3.3 \text{ V} / 12 \text{ V}) / (812000 \times 0.12 \text{ V})$$

$$\ge 10.2 \,\mu\text{F}$$
(12)



Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines. The LMZ23605 typical applications schematic and evaluation board include a 150-µF 50-V aluminum capacitor for this function. There are many situations where this capacitor is not necessary.

#### 8.2.2.7 Discontinuous Conduction and Continuous Conduction Mode Selection

The approximate formula for determining the DCM/CCM boundary is as follows:

$$I_{DCB} \approx V_{O} \times (V_{IN} - V_{O}) / (2 \times 3.3 \,\mu\text{H} \times f_{SW(CCM)} \times V_{IN})$$
(13)

The inductor internal to the module is  $3.3~\mu H$ . This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current ( $I_{LR}$ ).  $I_{LR}$  can be calculated with:


$$I_{LR P-P} = V_O \times (V_{IN} - V_O) / (3.3 \,\mu\text{H} \times f_{SW} \times V_{IN})$$

Where

- V<sub>IN</sub> is the maximum input voltage
- f<sub>sw</sub> is typically 812 kHz (14)

If the output current  $I_O$  is determined by assuming that  $I_O = I_L$ , the higher and lower peak of  $I_{LR}$  can be determined.

### 8.2.3 Application Curves



Submit Documentation Feedback



# 9 Power Supply Recommendations

The LMZ23605 device is designed to operate from an input voltage supply range between 6 V and 36 V. This input supply must be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMZ23605 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LMZ23605, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47- $\mu$ F or 100- $\mu$ F electrolytic capacitor is a typical choice.

### 10 Layout

### 10.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

### 1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PCB layout as shown in the figure above. The high current loops that do not overlap have high di/dt content that will cause observable high frequency noise on the output pin if the input capacitor ( $C_{\text{IN1}}$ ) is placed at a distance away from the LMZ23605. Therefore place  $C_{\text{IN1}}$  as close as possible to the LMZ23605 VIN and PGND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor must consist of a localized top side plane that connects to the PGND exposed pad (EP).

### 2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components must be routed to the AGND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Additionally provide the single point ground connection from pin 4 (AGND) to EP/PGND.

### 3. Minimize trace length to the FB pin.

Both feedback resistors,  $R_{FBT}$  and  $R_{FBB}$  must be located close to the FB pin. Since the FB node is high impedance, maintain the copper area as small as possible. The traces from  $R_{FBT}$ ,  $R_{FBB}$  must be routed away from the body of the LMZ23605 to minimize possible noise pickup.

### 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and provide optimum output accuracy.

#### 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a  $6 \times 10$  via array with a minimum via diameter of 8 mils thermal vias spaced 39 mils (1.0 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.



# 10.2 Layout Examples




Figure 54. Critical Current Loops to Minimize




Figure 55. PCB Layout Guide

### **Layout Examples (continued)**




Figure 56. Top View Evaluation Board - See AN-2085 SNVA457




Figure 57. Bottom View Demonstration Board

### 10.3 Power Dissipation and Thermal Considerations

When calculating module dissipation use the maximum input voltage and the average output current for the application. Many common operating conditions are provided in the characteristic curves such that less common applications can be derived through interpolation. In all designs, the junction temperature must be kept below the rated maximum of 125°C.

For the design case of  $V_{IN}$  = 24 V,  $V_O$  = 3.3 V,  $I_O$  = 5 A, and  $T_{AMB(MAX)}$  = 85°C, the module must see a thermal resistance from case to ambient of less than:

$$R_{\theta CA} < (T_{J-MAX} - T_{A-MAX}) / P_{IC-LOSS} - R_{\theta JC}$$

$$\tag{15}$$

Given the typical thermal resistance from junction to case to be  $1.9^{\circ}$ C/W. Use the  $85^{\circ}$ C power dissipation curves in the *Typical Characteristics* section to estimate the P<sub>IC-LOSS</sub> for the application being designed. In this application it is 5.5 W.



### **Power Dissipation and Thermal Considerations (continued)**

#### **NOTE**

For package dissipations above 5-W air flow or external heat sinking may be required.

$$R_{\theta CA} = (125 - 85) / 5.5 \text{ W} - 1.9 = 5.37$$
 (16)

To reach  $R_{\theta CA} = 5.37$ , the PCB is required to dissipate heat effectively. With no airflow and no external heat-sink, a good estimate of the required board area covered by 2-oz. copper on both the top and bottom metal layers is:

Board\_Area\_cm<sup>2</sup> = 
$$500$$
°C × cm<sup>2</sup> / W / R<sub>ACA</sub> (17)

As a result, approximately 93 square cm of 2-oz. copper on top and bottom layers is required for the PCB design. The PCB copper heat sink must be connected to the exposed pad. Approximately sixty, 8 mil thermal vias spaced 39 mils (1.0 mm) apart connect the top copper to the bottom copper. For an example of a high thermal performance PCB layout for SIMPLE SWITCHER power modules, refer to SNVA457, SNVA473, SNVA419 and SNVA424.

#### 10.4 Power Module SMT Guidelines

The recommendations below are for a standard module surface mount assembly

- Land Pattern Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads
- Stencil Aperture
  - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern
  - For all other I/O pads use a 1:1 ratio between the aperture and the land pattern recommendation
- Solder Paste Use a standard SAC Alloy such as SAC 305, type 3 or higher
- Stencil Thickness 0.125 to 0.15 mm
- Reflow Refer to solder paste supplier recommendation and optimized per board size and density
- Refer to Design Summary LMZ1xxx and LMZ2xxx Power Modules Family (SNAA214) for reflow information.
- · Maximum number of reflows allowed is one




Figure 58. Sample Reflow Profile

Table 2. Sample Reflow Profile Table

PROBE	MAX TEMP (°C)	REACHED MAX TEMP	TIME ABOVE 235°C	REACHED 235°C	TIME ABOVE 245°C	REACHED 245°C	TIME ABOVE 260°C	REACHED 260°C
1	242.5	6.58	0.49	6.39	0.00	-	0.00	_
2	242.5	7.10	0.55	6.31	0.00	7.10	0.00	_
3	241.0	7.09	0.42	6.44	0.00	-	0.00	_



### 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

For developmental support, see the following: WEBENCH Tool, http://www.ti.com/webench

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- AN-2027 Inverting Application for the LMZ14203 SIMPLE SWITCHER Power Module, (SNVA425)
- Absolute Maximum Ratings for Soldering, (SNOA549)
- AN-2024 LMZ1420x / LMZ1200x Evaluation Board (SNVA422)
- AN-2085 LMZ23605/03, LMZ222005/03 Evaluation Board (SNVA457)
- AN-2054 Evaluation Board for LM10000 PowerWise AVS System Controller (SNVA437)
- Step-Down DC-DC Converter with Integrated Low Dropout Regulator and Startup Mode (SNVA473)
- AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)
- AN-2026 Effect of PCB Design on Thermal Performance of SIMPLE SWITCHER Power Modules (SNVA424)
- Design Summary LMZ1xxx and LMZ2xxx Power Modules Family (SNAA214)

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/			Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMZ23605TZ/NOPB	Active	Production	TO-PMOD (NDW)   7	45   TUBE	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZ/NOPB.A	Active	Production	TO-PMOD (NDW)   7	45   TUBE	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZ/NOPB.B	Active	Production	TO-PMOD (NDW)   7	45   TUBE	-	Call TI	Call TI	-40 to 85	
LMZ23605TZE/NOPB	Active	Production	TO-PMOD (NDW)   7	250   SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZE/NOPB.A	Active	Production	TO-PMOD (NDW)   7	250   SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZE/NOPB.B	Active	Production	TO-PMOD (NDW)   7	250   SMALL T&R	-	Call TI	Call TI	-40 to 85	
LMZ23605TZX/NOPB	Active	Production	TO-PMOD (NDW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZX/NOPB.A	Active	Production	TO-PMOD (NDW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 85	LMZ23605
LMZ23605TZX/NOPB.B	Active	Production	TO-PMOD (NDW)   7	500   LARGE T&R	-	Call TI	Call TI	-40 to 85	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Sep-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ23605TZE/NOPB	TO- PMOD	NDW	7	250	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2
LMZ23605TZX/NOPB	TO- PMOD	NDW	7	500	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2

www.ti.com 4-Sep-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
LMZ23605TZE/NOPB	TO-PMOD	NDW	7	250	356.0	356.0	45.0	
LMZ23605TZX/NOPB	TO-PMOD	NDW	7	500	356.0	356.0	45.0	

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 4-Sep-2025

### **TUBE**



### \*All dimensions are nominal

Device	Device Package Name		Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMZ23605TZ/NOPB	NDW	TO-PMOD	7	45	502	17	6700	8.4
LMZ23605TZ/NOPB.A	NDW	TO-PMOD	7	45	502	17	6700	8.4



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025