











LP3470

SNVS003G -JUNE 1999-REVISED APRIL 2016

LP3470 Voltage Supervisor With Programmable Delay and 1% Reset Threshold

Features

- 5-Pin SOT-23 Package
- Open-Drain Reset Output
- Programmable Reset Time-Out Period Using an **External Capacitor**
- Immune to Short V_{CC} Transients
- ±1% Reset Threshold Accuracy Over Temperature
- Low Quiescent Current (16 µA typical)
- Reset Valid Down to V_{CC} = 0.5 V

Applications

- Critical µP and µC Power Monitoring
- Intelligent Instruments
- Computers
- Portable and Battery-Powered Equipment

3 Description

The LP3470 device is a micropower voltage supervisory circuit designed to monitor voltages within 1% of reset threshold over temperature. It provides maximum adjustability for power-on-reset (POR) and supervisory functions.

The LP3470 asserts a reset signal whenever the V_{CC} supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after V_{CC} has risen above the threshold voltage.

For information on available reset threshold voltage options, see Mechanical, Packaging, and Orderable Information.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LP3470	SOT-23 (5)	1.60 mm × 2.90 mm		

(1) For all available packages, see the Package Option Addendum at the end of the data sheet.






Table of Contents

1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	9
3	Description 1	8	Application and Implementation	10
4	Revision History2		8.1 Application Information	10
5	Pin Configuration and Functions3		8.2 Typical Application	10
6	Specifications4	9	Power Supply Recommendations	12
•	6.1 Absolute Maximum Ratings 4	10	Layout	12
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Example	12
	6.4 Thermal Information	11	Device and Documentation Support	13
	6.5 Electrical Characteristics		11.1 Community Resources	13
	6.6 Typical Characteristics 6		11.2 Trademarks	13
7	Detailed Description 8		11.3 Electrostatic Discharge Caution	13
-	7.1 Overview 8		11.4 Glossary	13
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	1;

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2013) to Revision G

Page


- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
- Moved Operating temperature parameters from Absolute Maximum Ratings to Recommended Operating Conditions...... 4

Changes from Revision E (September 2009) to Revision F

Page



5 Pin Configuration and Functions



Pin Functions

	PIN		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	SRT	0	Set reset time-out. Connect a capacitor between this pin and ground to select the reset time-out period (t_{RP}). $t_{RP} = 2000 \times C_1$ (C_1 in μF and t_{RP} in ms). If no capacitor is connected, leave this pin floating.
2	GND	_	Ground pin.
3	V _{CC1}	I	Always connect to pin V _{CC} (Pin 4).
4	V _{CC}	I	Supply voltage, and reset threshold monitor input.
5	Reset	0	Open-drain, active-low reset output. Connect to an external pullup resistor. $\overline{\text{Reset}}$ changes from high to low whenever the monitored voltage (V _{CC}) drops below the reset threshold voltage (V _{RTH}). Once V _{CC} exceeds V _{RTH} , $\overline{\text{Reset}}$ remains low for the reset time-out period (t _{RP}) and then goes high.

Copyright © 1999–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
V _{CC} voltage	-0.3	6	V
Reset voltage	-0.3	6	V
Output current (Reset)		10	mA
Power dissipation $(T_A = 25^{\circ}C)^{(3)}$		300	mW
Lead temperature (soldering, 5 sec)		260	°C
Junction temperature, T _{JMAX}		125	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} T_A)/θ_{JA} or the number given in the *Absolute Maximum Ratings*, whichever is lower.

6.2 ESD Ratings

			VALUE	UNIT
V	V _(ECD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{CC}	Operating voltage		0.5	5.5	V
T _A Ope	Operating temperature	LP3470	-20	85	°C
	Operating temperature	LP3470I	-40	85	10

6.4 Thermal Information

		LP3470	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	171	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.9	°C/W
Ψлτ	Junction-to-top characterization parameter	17.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.4	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LP3470

Copyright © 1999-2016, Texas Instruments Incorporated



6.5 Electrical Characteristics

Limits and typical numbers are for $T_J = 25$ °C, and $V_{CC} = 2.4$ V to 5 V (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
V _{CC}	Operating voltage	$T_J = -20$ °C to 85°C	0.5		5.5	V	
	V cumply current	\/ 4.5.\/	$T_J = 25^{\circ}C$		16		
I _{CC}	V _{CC} supply current	$V_{CC} = 4.5 \text{ V}$	$T_J = -20$ °C to 85°C			30	μA
		LP3470		0.99 × V _{RTH}	V_{RTH}	1.01 × V _{RTH}	
V_{RTH}	Reset threshold voltage	I D24701	T _J = 25°C	0.99 × V _{RTH}	V_{RTH}	1.01 × V _{RTH}	V
		LP3470I	$T_J = -40$ °C to 85°C	0.985 × V _{RTH}		1.015 × V _{RTH}	
V	Livetaracia valtara (3)	T _J = 25°C	T _J = 25°C				m)/
V_{HYST}	Hysteresis voltage ⁽³⁾	$T_J = -20$ °C to 85°C		15		65	mV
	V to monet delete	V falling at 4 m////	$T_J = 25^{\circ}C$		100		
t _{PD} \	V _{CC} to reset delay	V _{CC} falling at 1 mV/μs	$T_J = -20$ °C to 85°C			300	μs
		0 4 = 5	T _J = 25°C		2		
t _{RP}	Reset time-out period ⁽⁴⁾	$C_1 = 1 \text{ nF}$	$T_J = -20$ °C to 85°C	1		3.5	ms
		$V_{CC} = 0.5 \text{ V}, I_{OL} = 30 \mu A$			0.1		
V_{OL}	Reset output voltage low	$V_{CC} = 1 \text{ V}, I_{OL} = 100 \mu\text{A}$	$T_J = -20$ °C to 85°C			0.1	V
VOL	Reset output voltage low	$V_{CC} = V_{RTH} - 100 \text{ mV}, I_{O}$ $T_{J} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$			0.4	v	
R ₁	External pullup resistor		0.68	20	68	kΩ	
	Depart quitaut leakage au	T _J = 25°C		0.15	1		
I _{LEAK}	Reset output leakage current	$T_J = -20$ °C to 85°C			6	μA	

⁽¹⁾ Minimum and maximum limits in standard typeface are 100% production tested at 25°C. Minimum and maximum limits in full operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's


Product Folder Links: LP3470

Average Outgoing Quality Level (AOQL). Typical numbers are at 25°C and represent the most likely parametric norm. V_{HYST} affects the relation between V_{CC} and \overline{Reset} as shown in the timing diagram. t_{RP} is programmable by varying the value of the external capacitor (C₁) connected to pin SRT. The equation is: $t_{RP} = 2000 \times C_1$ (C₁ in μF and t_{RP} in ms).

TEXAS INSTRUMENTS

6.6 Typical Characteristics

at $T_A = 25$ °C (unless otherwise noted)





Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)




Figure 7. V_{HYST} vs V_{RTH}




Figure 8. V_{HYST} vs Temperature




7 Detailed Description

7.1 Overview

The LP3470 micropower voltage supervisory circuit provides a simple solution to monitor the power supplies in microprocessor and digital systems and provides a reset controlled by the factory-programmed reset threshold on the V_{CC} supply voltage pin. When the voltage declines below the reset threshold, the reset signal is asserted and remains asserted for an interval programmed by an external capacitor after V_{CC} has risen above the threshold voltage. The reset threshold options are 2.63 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Reset Time-Out Period

The reset time-out period (t_{RP}) is programmable using an external capacitor (C_1) connected to pin SRT of LP3470. A ceramic chip capacitor rated at or above 10 V is sufficient. The reset time-out period (t_{RP}) can be calculated using Equation 1.

$$t_{RP} (ms) = 2000 \times C_1 (\mu F)$$
 (1)

For example a C_1 of 100 nF will achieve a t_{RP} of 200 ms. If no delay due to t_{RP} is needed in a certain application, the pin SRT must be left floating.

7.3.2 Reset Output

In applications like microprocessor (μP) systems, errors might occur in system operation during power up, power down, or brownout conditions. It is imperative to monitor the power supply voltage to prevent these errors from occurring.

The LP3470 asserts a reset signal whenever the V_{CC} supply voltage is below a threshold (V_{RTH}) voltage. Reset is ensured to be a logic low for $V_{CC} > 0.5$ V. Once V_{CC} exceeds the reset threshold, the reset is kept asserted for a time period (t_{RP}) programmed by an external capacitor (C_1); after this interval Reset goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold minus a small hysteresis), Reset goes low. When V_{CC} returns above the reset threshold, Reset remains low for a time period t_{RP} before going to logic high. Figure 9 shows this behavior.



Feature Description (continued)




Figure 9. Reset Output Timing Diagram

7.3.3 Pullup Resistor Selection

The Reset output structure of the LP3470 is a simple open-drain N-channel MOSFET switch. A pullup resistor (R_1) must be connected to V_{CC} .

 R_1 must be large enough to limit the current through the output MOSFET (Q_1) below 10 mA. A resistor value of more than 680 Ω ensures this. R_1 must also be small enough to ensure a logic high while supplying all the leakage current through the Reset pin. A resistor value of less than 68 k Ω satisfies this condition. A typical pullup resistor value of 20 k Ω is sufficient in most applications.

7.3.4 Negative-Going V_{CC} Transients

The LP3470 is relatively immune to short duration negative-going V_{CC} transients (glitches). The *Typical Characteristics* show the maximum transient duration versus negative transient amplitude (see Figure 6), for which reset pulses are not generated. This graph shows the maximum pulse width a negative-going V_{CC} transient may typically have without causing a reset pulse to be issued. As the transient amplitude increases (in other words, goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1- μ F bypass capacitor mounted close to V_{CC} provides additional transient immunity.

7.4 Device Functional Modes

7.4.1 Reset Output Low

When the V_{CC} supply voltage is below a threshold (V_{RTH}) voltage minus a hysteresis (V_{HYST}) voltage, the Reset pin will output logic low. Reset is ensured to be a logic low for $V_{CC} > 0.5 \text{ V}$.

7.4.2 Reset Output High

When the V_{CC} supply voltage exceeds the reset threshold, the \overline{Reset} is kept asserted for a time period (t_{RP}) programmed by an external capacitor (C_1); after this interval Reset goes to logic high.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LP3470 is a micropower CMOS voltage supervisor that is ideal for use in battery-powered microprocessor and other digital systems. It is small in size and provides maximum adjustability for power-on-reset (POR) and supervisory functions, making it a good solution in a variety of applications. The LP3470 is available in six standard reset threshold voltage options, and the reset time-out period is adjustable using an external capacitor providing maximum flexibility in any application. This device can ensure system reliability and ensures that a connected microprocessor will operate only when a minimum V_{in} supply is satisfied.

8.2 Typical Application

The LP3470 can be used as a simple supervisor circuit to monitor the input supply to a microprocessor as shown in Figure 10.




Figure 10. Power-On Reset Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Input supply voltage	0.5 to 5.5 V				
Reset threshold voltage	2.63 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V				
External pullup resistor	0.68 to 68 kΩ				
External reset time-out period capacitor	C ₁ = 1 nF				
Reset time-out period	2 ms				

Product Folder Links: LP3470




8.2.2 Detailed Design Procedure

The minimum application circuit requires the LP3470 Power-On Reset Circuit IC and a pullup resistor connecting the reset pin to V_{CC} . The reset delay can be programmed with an additional capacitor connected from the SRT pin to GND. See *Reset Time-Out Period* and *Pullup Resistor Selection* for information on choosing specific values for components.

8.2.3 Application Curves

Two capacitor values for C_D (0.1 μF and 1 μF) are used as examples to show the programmability of the output time delay as shown in Figure 11 and Figure 12.





9 Power Supply Recommendations

The input of the LP3470 is designed to handle up to the supply voltage absolute maximum rating of 6 V. If the input supply is susceptible to any large transients above the maximum rating, then take extra precautions. An input capacitor is optional but not required to help avoid false reset output triggers due to noise.

10 Layout

10.1 Layout Guidelines

- Place components as close as possible to the IC
- Keep traces short between the IC and the C₁ capacitor to ensure the timing delay is as accurate as possible.

10.2 Layout Example

Figure 13 shows a layout example.




Figure 13. LP3470 Layout Example



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LP3470

www.ti.com

10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LP3470IM5-2.63/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D25C
LP3470IM5-2.75/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	D38C
LP3470IM5-2.83/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-	D39C
LP3470IM5-2.93/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D26C
LP3470IM5-3.08/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D28C
LP3470IM5-3.65/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D37C
LP3470IM5-4.00/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D29C
LP3470IM5-4.38/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D30C
LP3470IM5-4.63/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D31C
LP3470IM5-4.8/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	D15C
LP3470IM5X-2.63/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D25C
LP3470IM5X-2.83/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	D39C
LP3470IM5X-2.93/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D26C
LP3470IM5X-3.08/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D28C
LP3470IM5X-4.00/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D29C
LP3470IM5X-4.38/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D30C
LP3470IM5X-4.63/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	D31C
LP3470M5-2.63/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D25B
LP3470M5-2.93/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D26B
LP3470M5-3.08/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D28B
LP3470M5-4.00/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D29B
LP3470M5-4.38/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D30B
LP3470M5-4.63/NOPB	NRND	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D31B
LP3470M5X-2.93/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D26B
LP3470M5X-3.08/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D28B
LP3470M5X-4.00/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D29B
LP3470M5X-4.63/NOPB	NRND	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 0	D31B

⁽¹⁾ Status: For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Sep-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3470IM5-2.63/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-2.75/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-2.83/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-2.93/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-3.08/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-3.65/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-4.00/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-4.38/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-4.63/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5-4.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-2.63/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-2.83/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-2.93/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-3.08/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-4.00/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470IM5X-4.38/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




PACKAGE MATERIALS INFORMATION

www.ti.com 7-Sep-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3470IM5X-4.63/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-2.63/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-2.93/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-3.08/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-4.00/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-4.38/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5-4.63/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5X-2.93/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5X-3.08/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5X-4.00/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470M5X-4.63/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 7-Sep-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3470IM5-2.63/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-2.75/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-2.83/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-2.93/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-3.08/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-3.65/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-4.00/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-4.38/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-4.63/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5-4.8/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470IM5X-2.63/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-2.83/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-2.93/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-3.08/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-4.00/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-4.38/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470IM5X-4.63/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470M5-2.63/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Sep-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3470M5-2.93/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470M5-3.08/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470M5-4.00/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470M5-4.38/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470M5-4.63/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP3470M5X-2.93/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470M5X-3.08/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470M5X-4.00/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP3470M5X-4.63/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025