

- **Controlled Baseline**
  - One Assembly/Test Site, One Fabrication Site
- **Extended Temperature Performance of –55°C to 125°C**
- **Enhanced Diminishing Manufacturing Sources (DMS) Support**
- **Enhanced Product Change Notification**
- **Qualification Pedigree†**
- **High-Performance Floating-Point Digital Signal Processor (DSP)**
  - SM320C32-50EP (5 V)**
    - 40-ns Instruction Cycle Time
    - 275 MOPS
    - 50 MFLOPS
    - 25 MIPS
  - SM320C32-60EP (5 V)**
    - 33-ns Instruction Cycle Time
    - 330 MOPS
    - 60 MFLOPS
    - 30 MIPS
- **32-Bit High-Performance CPU**
- **16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations**
- **32-Bit Instruction Word, 24-Bit Addresses**
- **Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks**
- **Flexible Boot-Program Loader**
- **On-Chip Memory-Mapped Peripherals:**
  - One Serial Port
  - Two 32-Bit Timers
  - Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
- **Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM**
- **SMJ320C30 and SMJ320C31 Object Code Compatible**
- **Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments**
- **144-Pin Plastic Quad Flatpack (PCM Suffix) 5 V**
- **Eight Extended-Precision Registers**
- **Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)**
- **Two Low-Power Modes**
- **Two- and Three-Operand Instructions**
- **Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle**
- **Block-Repeat Capability**
- **Zero-Overhead Loops With Single-Cycle Branches**
- **Conditional Calls and Returns**
- **Interlocked Instructions for Multiprocessing Support**
- **One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits**
- **Two Sets of Memory Strobes ( $\overline{\text{STRB0}}$  and  $\overline{\text{STRB1}}$ ) and One I/O Strobe ( $\overline{\text{IOSTRB}}$ ) Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals**
- **Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size**
- **$\overline{\text{STRB0}}$  and  $\overline{\text{STRB1}}$  Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)**
- **Multiprocessor Support Through the  $\overline{\text{HOLD}}$  and  $\overline{\text{HOLDA}}$  Signals Is Valid for All Strobes**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

EPIC is a trademark of Texas Instruments Incorporated.  
All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SM320C32-EP

## DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

---

### description

The SM320C32-EP is a member of the 320C3x generation of digital signal processors from Texas Instruments. The SM320C32-EP is an enhanced 32-bit floating-point processor manufactured in 0.7- $\mu\text{m}$  triple-level-metal CMOS technology. The enhancements to the 320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.

The internal busing and special digital signal processing instruction set of the SM320C32-EP have the speed and flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SM320C32-EP optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.


For additional information when designing for cold temperature operation, please see Texas Instruments application report *320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature*, literature number SGUA001.

### part order information

DEVICE	TECHNOLOGY	POWER SUPPLY	OPERATING FREQUENCY	PACKAGE TYPE	PROCESSING LEVEL
SM320C32PCMM50EP	0.65- $\mu\text{m}$ CMOS	5 V $\pm$ 5%	50 MHz	Plastic 144-lead quad flatpack	EP
SM320C32PCMM60EP	0.65- $\mu\text{m}$ CMOS	5 V $\pm$ 5%	60 MHz	Plastic 144-lead quad flatpack	EP



**PCM PACKAGE†  
(TOP VIEW)**



† NC=No internal connection

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## Pin Assignments

PIN NO. NAME	PIN NO. NAME	PIN NO. NAME	PIN NO. NAME	PIN NO. NAME
1 DR0	30 A17	59 DV <sub>DD</sub>	88 IV <sub>SS</sub>	117 RD <sub>Y</sub>
2 DV <sub>DD</sub>	31 A16	60 D31	89 D11	118 IV <sub>SS</sub>
3 FSR0	32 A15	61 D30	90 DV <sub>DD</sub>	119 IOSTRB
4 CLKR0	33 A14	62 D29	91 D10	120 STRB0_B3/A_1
5 CLKX0	34 A13	63 D28	92 CV <sub>SS</sub>	121 STRB0_B2/A_2
6 FSX0	35 CV <sub>SS</sub>	64 D27	93 DV <sub>SS</sub>	122 STRB0_B1
7 DX0	36 DV <sub>SS</sub>	65 D26	94 V <sub>SSL</sub>	123 STRB0_B0
8 IV <sub>SS</sub>	37 NC	66 IV <sub>SS</sub>	95 V <sub>SSL</sub>	124 V <sub>DDL</sub>
9 SH <sub>Z</sub>	38 A12	67 D25	96 D9	125 V <sub>DDL</sub>
10 TCLK0	39 DV <sub>DD</sub>	68 DV <sub>DD</sub>	97 D8	126 STRB1_B3/A_1
11 TCLK1	40 A11	69 D24	98 D7	127 V <sub>SSL</sub>
12 DV <sub>DD</sub>	41 A10	70 D23	99 D6	128 STRB1_B2/A_2
13 EMU3	42 A9	71 D22	100 D5	129 DV <sub>DD</sub>
14 EMU0	43 A8	72 NC	101 D4	130 STRB1_B1
15 V <sub>DDL</sub>	44 A7	73 CV <sub>SS</sub>	102 DV <sub>DD</sub>	131 STRB1_B0
16 V <sub>DDL</sub>	45 A6	74 DV <sub>SS</sub>	103 D3	132 R/W
17 EMU1	46 DV <sub>DD</sub>	75 D21	104 D2	133 PRGW
18 EMU2	47 A5	76 D20	105 D1	134 RESET
19 V <sub>SSL</sub>	48 A4	77 D19	106 D0	135 CV <sub>SS</sub>
20 MCBL/MP	49 A3	78 D18	107 H1	136 DV <sub>SS</sub>
21 CV <sub>SS</sub>	50 V <sub>DDL</sub>	79 DV <sub>DD</sub>	108 H3	137 XF0
22 DV <sub>SS</sub>	51 V <sub>DDL</sub>	80 D17	109 NC	138 XF1
23 A23	52 A2	81 D16	110 V <sub>SUBS</sub>	139 IACK
24 A22	53 CV <sub>SS</sub>	82 D15	111 CV <sub>SS</sub>	140 INT0
25 A21	54 DV <sub>SS</sub>	83 D14	112 DV <sub>SS</sub>	141 INT1
26 A20	55 A1	84 D13	113 CLKIN	142 INT2
27 A19	56 V <sub>SSL</sub>	85 V <sub>DDL</sub>	114 HOLDA	143 INT3
28 A18	57 V <sub>SSL</sub>	86 V <sub>DDL</sub>	115 HOLD	144 NC
29 DV <sub>DD</sub>	58 A0	87 D12	116 DV <sub>DD</sub>	



## pin functions

This section provides signal descriptions for the SM320C32-EP device. The following table lists each signal (grouped by function), the number of pins, operating modes, and a brief signal description.

**Pin Functions**

PIN NAME	NO.	TYPE†	DESCRIPTION	CONDITIONS WHEN SIGNAL IS IN HIGH Z‡
<b>EXTERNAL BUS INTERFACE (70 PINS)</b>				
D31–D0	32	I/O/Z	32-bit data port of the external bus interface	S H R
A23–A0	24	O/Z	24-bit address port of the external bus interface	S H R
R/ $\overline{W}$	1	O/Z	Read/write for external memory interface. R/ $\overline{W}$ is high when a read is performed and low when a write is performed over the parallel interface.	S H R
$\overline{IOSTRB}$	1	O/Z	External peripheral I/O strobe for the external memory interface	S H
$\overline{STRB0\_B3/A\_1}$	1	O/Z	External memory-access strobe 0, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S H
$\overline{STRB0\_B2/A\_2}$	1	O/Z	External memory-access strobe 0, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S H
$\overline{STRB0\_B1}$	1	O/Z	External memory-access strobe 0, byte enable 1 for the external memory interface	S H
$\overline{STRB0\_B0}$	1	O/Z	External memory-access strobe 0, byte enable 0 for the external memory interface	S H
$\overline{STRB1\_B3/A\_1}$	1	O/Z	External memory-access strobe 1, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S H
$\overline{STRB1\_B2/A\_2}$	1	O/Z	External memory-access strobe 1, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S H
$\overline{STRB1\_B1}$	1	O/Z	External memory-access strobe 1, byte enable 1 for the external memory interface	S H
$\overline{STRB1\_B0}$	1	O/Z	External memory-access strobe 1, byte enable 0 for the external memory interface	S H
$\overline{RDY}$	1	I	Ready. $\overline{RDY}$ indicates that the external device is prepared for an external memory interface transaction to complete.	
$\overline{HOLD}$	1	I	Hold signal for external memory interface. When $\overline{HOLD}$ is a logic low, any ongoing transaction is completed. A23–A0, D31–D0, $\overline{IOSTRB}$ , $\overline{STRB0\_Bx}$ , $\overline{STRB1\_Bx}$ , and R/ $\overline{W}$ are placed in the high-impedance state, and all transactions over the external memory interface are held until $\overline{HOLD}$ becomes a logic high or the NOHOLD bit of the STRB0 bus-control register is set.	
$\overline{HOLDA}$	1	O/Z	Hold acknowledge for external memory interface. $\overline{HOLDA}$ is generated in response to a logic low on $\overline{HOLD}$ . $\overline{HOLDA}$ indicates that A23–A0, D31–D0, $\overline{IOSTRB}$ , $\overline{STRB0\_Bx}$ , $\overline{STRB1\_Bx}$ , and R/ $\overline{W}$ are in the high-impedance state and that all transactions over the memory are held. $\overline{HOLDA}$ is high in response to a logic high of $\overline{HOLD}$ or when the NOHOLD bit of the external bus-control register is set.	S
PRGW	1	I	Program memory width select. When PRGW is a logic low, program is fetched as a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are performed to fetch a single 32-bit instruction word. The status of PRGW at device reset affects the reset value of the STRB0 and STRB1 bus-control register.	

† I = input, O = output, Z = high-impedance state

‡ S = SHZ active, H = HOLD active, R = RESET active

§ Recommended decoupling capacitor is 0.1  $\mu$ F.

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## Pin Functions (Continued)

PIN NAME	NO.	TYPE†	DESCRIPTION	CONDITIONS WHEN SIGNAL IS IN HIGH Z‡
<b>CONTROL SIGNALS (9 PINS)</b>				
$\overline{\text{RESET}}$	1	I	Reset. When $\overline{\text{RESET}}$ is a logic low, the device is in the reset condition. When $\overline{\text{RESET}}$ becomes a logic high, execution begins from the location specified by the reset vector.	
$\overline{\text{INT3}} - \overline{\text{INT0}}$	4	I	External interrupts	
<b>CONTROL SIGNALS (9 PINS) (CONTINUED)</b>				
$\overline{\text{IACK}}$	1	O/Z	Interrupt acknowledge. $\overline{\text{IACK}}$ is set to a logic high by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine.	S
$\overline{\text{MCBL}}/\overline{\text{MP}}$	1	I	Microcomputer bootloader/microprocessor mode	
$\text{XF1} - \text{XF0}$	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or used to support interlocked-processor instructions.	S R
<b>SERIAL PORT SIGNALS (6 PINS)</b>				
$\text{CLKX0}$	1	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S R
$\text{DX0}$	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on DX0.	S R
$\text{FSX0}$	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data process over DX0.	S R
$\text{CLKR0}$	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S R
$\text{DR0}$	1	I/O/Z	Data receive. Serial port 0 receives serial data on DR0.	S R
$\text{FSR0}$	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the receive-data process over DR0.	S R
<b>TIMER SIGNALS (2 PINS)</b>				
$\text{TCLK0}$	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R
$\text{TCLK1}$	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R
<b>CLOCK SIGNALS (3 PINS)</b>				
$\text{CLKIN}$	1	I	Input to the internal oscillator from an external clock source	
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S
H3	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S
<b>RESERVED (5 PINS)</b>				
$\text{EMU0} - \text{EMU2}$	3	I	Reserved for emulation. Use 18 k $\Omega$ – 22 k $\Omega$ pullup resistors to 5 V.	
$\text{EMU3}$	1	O/Z	Reserved for emulation	S
$\overline{\text{SHZ}}$	1	I	Shutdown high impedance. When active, $\overline{\text{SHZ}}$ shuts down the C32 and places all 3-state I/O pins in the high-impedance state. $\overline{\text{SHZ}}$ is used for board-level testing to ensure that no dual drive conditions occur. <b>CAUTION:</b> A low on $\overline{\text{SHZ}}$ corrupts C32 memory and register contents. Reset the device with $\overline{\text{SHZ}}$ high to restore it to a known operating condition.	

† I = input, O = output, Z = high-impedance state

‡ S =  $\overline{\text{SHZ}}$  active, H = HOLD active, R = RESET active

§ Recommended decoupling capacitor is 0.1  $\mu\text{F}$ .



**Pin Functions (Continued)**

PIN NAME NO.		TYPE†	DESCRIPTION	CONDITIONS WHEN SIGNAL IS IN HIGH Z‡
<b>POWER/GROUND</b>				
CVSS	7	I	Ground	
DVSS	7	I	Ground	
IVSS	4	I	Ground	
DVDD	12	I	5 V <sub>dc</sub> supply§	
VDDL	8	I	5 V <sub>dc</sub> supply§	
VSSL	6	I	Ground	
VSUBS	1	I	Substrate, tie to ground	

† I = input, O = output, Z = high-impedance state


‡ S = SHZ active, H = HOLD active, R = RESET active

§ Recommended decoupling capacitor is 0.1 µF.

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## functional block diagram



## operation

Operation of the SM320C32-EP is identical to the 320C30 and 320C31 digital signal processors, with the exception of an enhanced external memory interface and the addition of two CPU power-management modes.

## external memory interface

The SM320C32-EP has a configurable external memory interface with a 24-bit address bus, a 32-bit data bus, and three independent multi-function strobes. The flexibility of this unique interface enables product designers to minimize external memory-chip count.





## external memory interface (continued)

Up to three mutually exclusive memory areas—one program area and two data areas—can be implemented. Each memory area configuration is independent of the physical memory width and independent of the other memory areas configurations. See Figure 1.




Figure 1. C32 External Memory Interface

The SM320C32-EP external memory configuration is controlled by a combination of hardware configuration and memory-mapped control registers and can be reconfigured dynamically. The signals that control external memory configuration are the PRGW, STRB0, STRB1, and IOSTRB. The signals work as follows:

- The SM320C32-EP is a 32-bit microprocessor, that is, the CPU operates on 32-bit program words. The external memory interface provides the capability of fetching instructions as either 32-bit words or two 16-bit half words from consecutive addresses. Program memory width is 16 bits if the PRGW signal is high, 32 bits if the PRGW signal is low.
- STRB0 and STRB1 are sets of control signals, four signals each, that are mapped to specific ranges of external memory addresses. When an address within one of these ranges is accessed by a read or write instruction (CPU or DMA), the corresponding set of control signals is activated. Figure 8 illustrates the SM320C32-EP memory map, showing the address ranges for which the strobe signals become active.

The behavior of the STRB0 and STRB1 control signals is determined by the contents of the STRB0 and STRB1 control registers.

The STRB0 and STRB1 control registers each have a field that specifies the physical memory width (8, 16, or 32 bits) of the external memory address ranges they control. Another field specifies the data width (8, 16, or 32 bits) of the data contained in those addresses. The values in these fields are not required to match. For example, a 32-bit-wide physical memory space can be configured to segment each 32-bit word into four consecutive 8-bit locations, each having its own address.

Each control signal set has two pins (STRBx\_B2/A\_2 and STRBx\_B3/A\_1) that can act as either byte-enable (chip-select) pins or address pins, and two dedicated byte-enable (chip-select) pins (STRBx\_B0 and STRBx\_B1). The pin functions are determined by the physical memory width specified in the corresponding control register:

### external memory interface (continued)

- For 8-bit-wide physical memory, the  $\overline{\text{STRBx\_B2/A\_2}}$  and  $\overline{\text{STRBx\_B3/A\_1}}$  pins function as address pins (least significant address bits) and the  $\overline{\text{STRBx\_B0}}$  pin functions as a byte-enable (chip-select) pin.  $\overline{\text{STRBx\_B1}}$  is unused. See Figure 2.




Figure 2. C32 With 8-Bit-Wide External Memory

- For 16-bit-wide physical memory, the  $\overline{\text{STRBx\_B3/A\_1}}$  pin functions as an address pin (least significant address bits). The  $\overline{\text{STRBx\_B0}}$  and  $\overline{\text{STRBx\_B1}}$  pins function as byte-enable (chip-select) pins.  $\overline{\text{STRBx\_B2/A\_2}}$  is unused. See Figure 3.




Figure 3. C32 With 16-Bit-Wide External Memory

### external memory interface (continued)

- For 32-bit-wide physical memory, all  $\overline{\text{STRB0}}$  and  $\overline{\text{STRB1}}$  pins function as byte-enable (chip-select) pins. See Figure 4.




Figure 4. C32 With 32-Bit-Wide External Memory

For more detailed information and examples, see *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132B) and *Interfacing Memory to the SMQ320C32 DSP Application Report* (literature number SPRA040).

- The  $\overline{\text{IOSTRB}}$  control signal, like  $\overline{\text{STRB0}}$  and  $\overline{\text{STRB1}}$ , is also mapped to a specific range of addresses but it is a single signal that can access only 32-bit data from 32-bit-wide memory. Its range of addresses appears in Figure 8, the SM320C32-EP memory map. The  $\overline{\text{IOSTRB}}$  bus timing is different from the  $\overline{\text{STRB0}}$  and  $\overline{\text{STRB1}}$  bus timings to accommodate slower I/O peripherals.

### examples

Figure 5 and Figure 6 show examples of external memory configurations that can be implemented using the SM320C32-EP external memory interface. The first example has a 32-bit-wide external memory with 8- and 16-bit data areas and a 32-bit program area.

examples (continued)




Figure 5. C32 With 32-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and 32-Bit Program Memory

Figure 6 shows a configuration that can be implemented with a 16-bit external memory. Note that 32-bit data and program words can be stored and retrieved as half words.





Figure 6. C32 With 16-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and a 32-Bit Program Area

**examples (continued)**

Figure 7 shows one possible configuration that can be implemented with 8-bit external memory. Program words, which are 32-bit, cannot be executed from 8-bit-wide memory.



**Figure 7. C32 With 8-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas**

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## memory map

Figure 8 depicts the memory map for the SM320C32-EP. See the *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132B) for a detailed description of this memory mapping.




Figure 8. SM320C32-EP Memory Map

### **power management**

The SM320C32-EP CPU has two power-management modes, IDLE2 and LOPOWER (low power). In IDLE2 mode, no instructions are executed and the CPU, peripherals, and memory retain their previous state while the external bus output pins are idle. During IDLE2 mode, the H1 clock signal is held high while the H3 clock signal is held low until one of the four external interrupts is asserted. In the LOPOWER mode, the CPU continues to execute instructions and the DMA continues to perform transfers, but at a reduced clock rate of the CLKIN frequency divided by 16 (that is, SM320C32-EP with a 32-MHz CLKIN frequency performs the same as a 2-MHz SM320C32-EP with an instruction cycle time of 1000 ns or 1 MHz).

### **bootloader**

The SM320C32-EP flexible bootloader loads programs from the serial port, EPROM, or other standard non-volatile memory device. The boot-loader functionality of the SM320C32-EP is equivalent to that of the 320C31, and has added modes to handle the data-type sizes and memory widths supported by the external memory interface. The memory-bootload supports data transfers with and without handshaking. The handshake mode allows synchronous transfer of programs by using two pins as data-acknowledge and data-ready signals.

### **peripherals**

The SM320C32-EP peripherals are comprised of one serial port, two timers, and two DMA channels. The serial port and timers are functionally identical to those in the 320C31 peripherals. The SM320C32-EP two-channel DMA coprocessor has user-configurable priorities: CPU, DMA, or rotating between CPU and DMA.

## peripherals (continued)

Figure 9 shows the SM320C32-EP peripheral-bus control-register mapping.

808000h	DMA 0 Global Control
808004h	DMA 0 Source Address
808006h	DMA 0 Destination Address
808008h	DMA 0 Transfer Counter
808009h	
808010h	DMA 1 Global Control
808014h	DMA 1 Source Address
808016h	DMA 1 Destination Address
808018h	DMA 1 Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
808038h	Timer 1 Period Register
808040h	Serial Port Global Control
808042h	FSX/DX/CLKX Port Control
808043h	FSR/DR/CLKR Port Control
808044h	R/X Timer Control
808045h	R/X Timer Counter
808046h	R/X Timer Period
808048h	Data Transmit
80804Ch	Data Receive
808050h	Reserved
80805Fh	IOSTRB-Bus Control
808060h	
808064h	STRB0-Bus Control
808068h	STRB1-Bus Control
808069h	Reserved
8097FFh	

Figure 9. Peripheral-Bus Memory-Mapped Registers



## interrupts

To reduce external logic and simplify the interface, the external interrupts can be either edge- or level-triggered. Unlike the fixed interrupt-trap vector-table location of the 320C30 and 320C31 devices, the SM320C32-EP has a user-relocatable interrupt-trap vector table. The interrupt-trap vector table must start on a 256-word boundary. The interrupt and trap vector locations memory mapping is illustrated in Figure 10. The reset vector is fixed to address 0h as shown in Figure 8.

EA (ITTP) + 00h	Reserved
EA (ITTP) + 01h	INT0
EA (ITTP) + 02h	INT1
EA (ITTP) + 03h	INT2
EA (ITTP) + 04h	INT3
EA (ITTP) + 05h	XINT0
EA (ITTP) + 06h	RINT0
EA (ITTP) + 07h	Reserved
EA (ITTP) + 08h	Reserved
EA (ITTP) + 09h	TINT0
EA (ITTP) + 0Ah	TINT1
EA (ITTP) + 0Bh	DINT0
EA (ITTP) + 0Ch	DINT1
EA (ITTP) + 0Dh	Reserved
EA (ITTP) + 1Fh	
EA (ITTP) + 20h	
	TRAP0
	.
	.
	.
EA (ITTP) + 3Bh	TRAP27
EA (ITTP) + 3Ch	TRAP28
EA (ITTP) + 3Dh	TRAP29
EA (ITTP) + 3Eh	TRAP30
EA (ITTP) + 3Fh	TRAP31

**Figure 10. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations**

# SM320C32-EP

## DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

### absolute maximum ratings over specified temperature ranges (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1)	–0.3 V to 7 V
Input voltage range	–0.3 V to 7 V
Output voltage range, $V_O$	–0.3 V to 7 V
Continuous power dissipation (see Note 2)	1.95 W
Operating case temperature, $T_C$	–55°C to 125°C
Storage temperature, $T_{stg}$	–55°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to  $V_{SS}$ .

2. This value calculated for the C32-40. Actual operating power is less. This value was obtained under specially produced worst-case test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external bus at the maximum rate possible. See normal ( $I_{DD}$ ) current specification in the electrical characteristics table and see the *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

### recommended operating conditions (see Note 3)

		MIN	NOM <sup>‡</sup>	MAX	UNIT
$V_{DD}$	Supply voltage ( $DV_{DD}$ , $V_{DDL}$ )	4.75	5	5.25	V
$V_{SS}$	Supply voltage ( $CV_{SS}$ , $V_{SSL}$ , $IV_{SS}$ , $DV_{SS}$ , $V_{SUBS}$ )		0		V
$V_{IH}$	High-level input voltage	CLKIN	2.6	$V_{DD} + 0.3^*$	V
		All other inputs	2	$V_{DD} + 0.3^*$	V
$V_{IL}$	Low-level input voltage	–0.3*		0.8	V
$I_{OH}$	High-level output current			–300	μA
$I_{OL}$	Low-level output current			2	mA
$T_C$	Operating case temperature (see Note 4)	–55		125	°C

\* This parameter is not production tested.

<sup>‡</sup> All nominal values are at  $V_{DD} = 5$  V,  $T_A$  (ambient-air temperature) = 25°C.

NOTE 3: All input and output voltage levels are TTL compatible.

NOTE 4:  $T_C$  MAX at maximum rated operating conditions at any point on case.  $T_C$  MIN at initial (time zero) power-up.

### electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) <sup>‡</sup>

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
$V_{OH}$	High-level output voltage	$V_{DD} = \text{MIN}$ ,	$I_{OH} = \text{MAX}$	2.4	3		V
$V_{OL}$	Low-level output voltage	$V_{DD} = \text{MIN}$ ,	$I_{OL} = \text{MAX}$		0.3	0.8	V
$I_{OZ}$	High-impedance state output current	$V_{DD} = \text{MAX}$		–20		20	μA
$I_I$	Input current	$V_I = V_{SS}$ to $V_{DD}$		–10		10	μA
$I_{DD}$	Supply current (see Note 5)	$f_x = 50 \text{ MHz}^{\ddagger}$	$T_A = 25^\circ\text{C}$ , $V_{DD} = \text{MAX}$ , $f_x = \text{MAX}^{\ddagger}$		200	425	mA
		$f_x = 60 \text{ MHz}^{\ddagger}$			225	475	
		Standby	IDLE2, CLKIN shut off		50		μA
$C_I$	Input capacitance	CLKIN				25	pF
		All other inputs				15*	
$C_O$	Output capacitance					20*	pF

\* This parameter is not production tested.


<sup>‡</sup> All nominal values are at  $V_{DD} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup>  $f_x$  is the input clock frequency.

NOTE 5: Actual operating current is less than this maximum value (see Note 2).



## PARAMETER MEASUREMENT INFORMATION




Where:  $I_{OL}$  = 2 mA (all outputs)  
 $I_{OH}$  = 300  $\mu$ A (all outputs)  
 $V_{Load}$  = Selected to emulate 50- $\Omega$  termination (typical value = 1.54 V)  
 $C_T$  = 80-pF typical load-circuit capacitance

**Figure 11. Test Load Circuit**

### signal-transition levels


TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified in the following paragraph.

For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V. For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V (see Figure 12).



**Figure 12. TTL-Level Outputs**

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V. For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2 V (see Figure 13).



**Figure 13. TTL-Level Inputs**

### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

#### timing parameter symbology

Timing parameter symbols used in this document are in accordance with JEDEC Standard 100-A. Unless otherwise noted, in order to shorten the symbols, pin names and other related terminology have been abbreviated as follows:


A	A23–A0 when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 32 bits
	A23–A0 and $\overline{\text{STRBx\_B3/A\_1}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 16 bits
	A23–A0, $\overline{\text{STRBx\_B3/A\_1}}$ , and $\overline{\text{STRBx\_B2/A\_2}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 8 bits
CI	CLKIN
RDY	$\overline{\text{RDY}}$
D	D(31–0)
H	H1, H3
IOS	$\overline{\text{IOSTRB}}$
P	$t_{\text{c(H)}}$
Q	$t_{\text{c(Cl)}}$
RW	R/ $\overline{\text{W}}$
S	$\overline{\text{STRBx\_B(3–0)}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 32 bits
	$\overline{\text{STRBx\_B(1–0)}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 16 bits
	$\overline{\text{STRBx\_B0}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 8 bits
XF	XF0 or XF1

**timings for CLKIN [ $Q = t_{c(CI)}$ ] (see Figure 14)**

NO.		TEST CONDITIONS	320C32-50		320C32-60		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{f(CI)}^{\dagger}$ Fall time, CLKIN			5*		4*	ns
2	$t_{w(CIL)}^{\dagger}$ Pulse duration, CLKIN low	$Q = \min$	7		6		ns
3	$t_{w(CIH)}^{\dagger}$ Pulse duration, CLKIN high	$Q = \min$	8 $^{\dagger}$		6 $^{\dagger}$		ns
4	$t_{r(CI)}^{\dagger}$ Rise time, CLKIN			5*		4*	ns
5	$t_{c(CI)}^{\dagger}$ Cycle time, CLKIN		20	303	16.67	303	ns

$^{\dagger}$  Minimum CLKIN high-pulse duration at 3.3 MHz is 10 ns.

\* This parameter is not production tested.




**Figure 14. CLKIN Timing**

**switching characteristics for H1 and H3 over recommended operating conditions (unless otherwise noted) (see Figure 15)**

NO.	PARAMETER	TEST CONDITIONS	320C32-50		320C32-60		UNIT
			MIN	MAX	MIN	MAX	
6	$t_{f(H)}$ Fall time, H1/H3			3		3	ns
7	$t_{w(HL)}$ Pulse duration, H1/H3 low		$Q-5$		$Q-4$		ns
8	$t_{w(HH)}$ Pulse duration, H1/H3 high		$Q-6$		$Q-5$		ns
9	$t_{r(H)}$ Rise time, H1/H3			3		3	ns
9.1	$t_{d(HL-HH)}$ Delay time, H1/H3 low to H1/H3 high		0*	4	0*	4	ns
10	$t_{c(H)}$ Cycle time, H1/H3		40	606	33.33	606	ns

\* This parameter is not production tested.

**switching characteristics for H1 and H3 (see Figure 15) (continued)**




**Figure 15. H1/H3 Timing**

**memory-read-cycle and memory-write-cycle timing ( $\overline{\text{STRBx}}$ ) (see Figure 16 and Figure 17)**

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
11	$t_{d(H1L-SL)}$ Delay time, H1 low to $\overline{\text{STRBx}}$ low	0*	9	0*	7	ns
12	$t_{d(H1L-SH)}$ Delay time, H1 low to $\overline{\text{STRBx}}$ high	0*	9	0*	7	ns
13	$t_{d(H1H-RWL)}$ Delay time, H1 high to $\overline{\text{R/W}}$ low (read)	0*	9	0*	8	ns
14	$t_{d(H1L-A)}$ Delay time, H1 low to A valid	0*	9	0*	7	ns
15	$t_{su(D)R}$ Setup time, D valid before H1 low (read)	10		10		ns
16	$t_h(D)R$ Hold time, D after H1 low (read)	0		0		ns
17	$t_{su(RDY)}$ Setup time, $\overline{\text{RDY}}$ before H1 low	19		17		ns
18	$t_h(RDY)$ Hold time, $\overline{\text{RDY}}$ after H1 low	0		0		ns
19	$t_{d(H1H-RWH)}$ Delay time, H1 high to $\overline{\text{R/W}}$ high (write)		9		8	ns
20	$t_{v(D)W}$ Valid time, D after H1 low (write)		14		12	ns
21	$t_h(D)W$ Hold time, D after H1 high (write)	0*		0*		ns
22	$t_{d(H1H-A)}$ Delay time, H1 high to A valid on back-to-back write cycles		9		8	ns


\* This parameter is not production tested.



NOTE A:  $\overline{\text{STRBx}}$  remains low during back-to-back operations.

**Figure 16. Memory-Read-Cycle Timing**

memory-read-cycle and memory-write-cycle timing ( $\overline{\text{STRBx}}$ ) (see Figure 16 and Figure 17)  
 (continued)




**Figure 17. Memory-Write-Cycle Timing**



**memory-read-cycle timing using  $\overline{\text{IOSTRB}}$  (see Figure 18)**

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
11.1	$t_{\text{d}}(\text{H3L-IOSL})$ Delay time, H3 low to $\overline{\text{IOSTRB}}$ low	0*	9	0*	8	ns
12.1	$t_{\text{d}}(\text{H3L-IOSH})$ Delay time, H3 low to $\overline{\text{IOSTRB}}$ high	0*	9	0*	8	ns
13.1	$t_{\text{d}}(\text{H1L-RWL})$ Delay time, H1 low to R/ $\overline{\text{W}}$ high	0*	9	0*	8	ns
14.1	$t_{\text{d}}(\text{H1L-A})$ Delay time, H1 low to A valid	0*	9	0*	8	ns
15.1	$t_{\text{su}}(\text{D})\text{R}$ Setup time, D before H1 high	10		9		ns
16.1	$t_{\text{h}}(\text{D})\text{R}$ Hold time, D after H1 high	0		0		ns
17.1	$t_{\text{su}}(\text{RDY})$ Setup time, $\overline{\text{RDY}}$ before H1 high	8		7		ns
18.1	$t_{\text{h}}(\text{RDY})$ Hold time, $\overline{\text{RDY}}$ after H1 high	0		0		ns

\* This parameter is not production tested.



NOTE A: See Figure 19 and accompanying table

**Figure 18. Memory-Read-Cycle Timing Using  $\overline{\text{IOSTRB}}$**


# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## memory-write-cycle timing using $\overline{\text{IOSTRB}}$ (see Figure 19)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
23	$t_{\text{d}}(\text{H1L-RWH})$ Delay time, H1 low to R/ $\overline{\text{W}}$ low	0*	9	0*	8	ns
24	$t_{\text{v}}(\text{D})\text{W}$ Valid time, D after H1 high		14		12	ns
25	$t_{\text{h}}(\text{D})\text{W}$ Hold time, D after H1 low	0		0		ns

\* This parameter is not production tested.



NOTE A: See Figure 18 and accompanying table

Figure 19. Memory-Write-Cycle Timing Using  $\overline{\text{IOSTRB}}$

timing for XF0 and XF1 when executing LDFI or LDII (see Figure 20)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
38	$t_{d(H3H-XF0L)}$ Delay time, H3 high to XF0 low		12		11	ns
39	$t_{su(XF1)}$ Setup time, XF1 before H1 low	9		8		ns
40	$t_{h(XF1)}$ Hold time, XF1 after H1 low	0		0		ns




Figure 20. XF0 and XF1 When Executing LDFI or LDII

SM320C32-EP  
DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

timing for XF0 when executing STFI or STII† (see Figure 21)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
41	$t_d(H3H-XF0H)$ Delay time, H3 high to XF0 high		12		11	ns

† XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.




Figure 21. XF0 When Executing a STFI or STII

timing for XF0 and XF1 when executing SIGI (see Figure 22)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
41.1	$t_d(H3H-XF0L)$ Delay time, H3 high to XF0 low		12		11	ns
42	$t_d(H3H-XF0H)$ Delay time, H3 high to XF0 high		12		11	ns
43	$t_{su}(XF1)$ Setup time, XF1 before H1 low	9		8		ns
44	$t_h(XF1)$ Hold time, XF1 after H1 low	0		0		ns





Figure 22. XF0 and XF1 When Executing SIGI

timing for loading XF register when configured as an output pin (see Figure 23)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
45	$t_v(H3H-XF)$ Valid time, H3 high to XF valid		12		11	ns



NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 23. Loading XF Register When Configured as an Output Pin


# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

timing of XF changing from output to input mode (see Figure 24)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
46	$t_{h(H3H-XF01)}$ Hold time, XF after H3 high		12*		11*	ns
47	$t_{su(XF)}$ Setup time, XF before H1 low	9		8		ns
48	$t_h(XF)$ Hold time, XF after H1 low	0		0		ns

\* This parameter is not production tested.




NOTE A:  $\bar{I}/OXF_x$  represents either bit 1 or bit 5 of the IOF register, and  $INXF_x$  represents either bit 3 or bit 7 of the IOF register.

Figure 24. Change of XF From Output to Input Mode

timing of XF changing from input to output mode (see Figure 25)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
49	$t_d(H3H-XFIO)$ Delay time, H3 high to XF switching from input to output		17		15	ns



NOTE A:  $\bar{I}/OXFx$  represents either bit 1 or bit 5 of the IOF register.

Figure 25. Change of XF From Input to Output Mode


# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## timing for $\overline{\text{RESET}}$ [ $Q = t_{c(CI)}$ ] (see Figure 26)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
50	$t_{su}(\overline{\text{RESET}})$ Setup time, $\overline{\text{RESET}}$ before CLKIN low	10	$Q^*$	17	$Q^*$	ns
51	$t_d(\text{CLKINH-H1H})$ Delay time, CLKIN high to H1 high	2	10	2	10	ns
52	$t_d(\text{CLKINH-H1L})$ Delay time, CLKIN high to H1 low	2	10	2	10	ns
53	$t_{su}(\overline{\text{RESETH-H1L}})$ Setup time, $\overline{\text{RESET}}$ high before H1 low and after ten H1 clock cycles	7		6		ns
54	$t_d(\text{CLKINH-H3L})$ Delay time, CLKIN high to H3 low	2	10	2	10	ns
55	$t_d(\text{CLKINH-H3H})$ Delay time, CLKIN high to H3 high	2	10	2	10	ns
56	$t_{dis}(\text{H1H-D})$ Disable time, H1 low to D in the high-impedance state		12*		11*	ns
57	$t_{dis}(\text{H3HL-A})$ Disable time, H3 low to A in the high-impedance state		9*		9*	ns
58.1	$t_d(\text{H3H-CONTROLH})$ Delay time, H3 high to control signals high		8*		7*	ns
58.2	$t_d(\text{H1H-RWH})$ Delay time, H1 low to R/W high		8*		7*	ns
59	$t_d(\text{H1H-IACKH})$ Delay time, H1 high to $\overline{\text{IACK}}$ high		8*		7*	ns
60	$t_{dis}(\overline{\text{RESETL-ASYNCH}})$ Disable time, $\overline{\text{RESET}}$ low to asynchronous reset signals in the high-impedance state		17*		14*	ns

\* This parameter is not production tested.



- NOTES:
- $\overline{\text{RESET}}$  is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.
  - The R/W output is placed in the high-impedance state during reset and can be provided with a resistive pullup, nominally 18–22 k $\Omega$ , if undesirable spurious writes can occur when these outputs go low.
  - In microprocessor mode (MCBL /  $\overline{\text{MP}} = 0$ ), reset vector is fetched twice with seven software wait states each. In microcomputer mode (MCBL /  $\overline{\text{MP}} = 1$ ), the reset vector is fetched two times, with no software wait states.
  - Control signals include STRBx and IOSTRB.
  - Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLKx.

Figure 26.  $\overline{\text{RESET}}$  Timing



timing for  $\overline{\text{INT3}} - \overline{\text{INT0}}$  interrupt response [ $P = t_{c(H)}$ ] (see Figure 27)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
61	$t_{su}(\text{INT})$ Setup time, $\overline{\text{INT3}} - \overline{\text{INT0}}$ before H1 low	10		8		ns
62.1	$t_w(\text{INT})$ Pulse duration of interrupt to assure only one interrupt seen for level-triggered interrupts	P	$2P^*$	P	$2P^*$	ns
62.2	$t_w(\text{INT})$ Pulse duration of interrupt for edge-triggered interrupts	$P^*$		$P^*$		ns

\* This parameter is not production tested.




Figure 27.  $\overline{\text{INT3}} - \overline{\text{INT0}}$  Interrupt-Response Timing

SM320C32-EP

DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

timing for  $\overline{\text{IACK}}$  (see Notes 6, 7, and Figure 28)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
63	$t_d(\text{H1H-IACKL})$ Delay time, H1 high to $\overline{\text{IACK}}$ low		7		6	ns
64	$t_d(\text{H1H-IACKH})$ Delay time, H1 high to $\overline{\text{IACK}}$ high		7		6	ns

NOTES: 6.  $\overline{\text{IACK}}$  is active for the entire duration of the bus cycle and is extended if the bus cycle utilizes wait states.

7.  $\overline{\text{IACK}}$  goes active on the first half-cycle (H1 rising) of the decode phase of the  $\overline{\text{IACK}}$  instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the  $\overline{\text{IACK}}$  instruction. Because of pipeline conflicts,  $\overline{\text{IACK}}$  remains low for one cycle even if the decode phase of the  $\overline{\text{IACK}}$  instruction is extended.




Figure 28.  $\overline{\text{IACK}}$  Timing


## serial-port timing

serial-port timing [ $P = t_{c(H)}$ ] (see Figure 29 and Figure 30)

NO.			320C32-50		320C32-60		UNIT	
			MIN	MAX	MIN	MAX		
65	t <sub>d</sub> (H1-SCK)	Delay time, H1 high to internal CLKX/R high/low	10		8		ns	
66	t <sub>c</sub> (SCK)	Cycle time, CLKX/R	CLKX/R ext	2.6P	2.6P		ns	
			CLKX/R int	2P	(2 <sup>32</sup> )P	2P		(2 <sup>32</sup> )P
67	t <sub>w</sub> (SCK)	Pulse duration, CLKX/R high/low	CLKX/R ext	P + 10		P + 10		ns
			CLKX/R int	[t <sub>c</sub> (SCK)/2]–5	[t <sub>c</sub> (SCK)/2]+5	[t <sub>c</sub> (SCK)/2]–5	[t <sub>c</sub> (SCK)/2]+5	
68	t <sub>r</sub> (SCK)	Rise time, CLKX/R	6		5		ns	
69	t <sub>f</sub> (SCK)	Fall time, CLKX/R	6		5		ns	
70	t <sub>d</sub> (DX)	Delay time, CLKX to DX valid	CLKX ext	24		20		ns
			CLKX int	16		15		
71	t <sub>su</sub> (DR)	Setup time, DR before CLKR low	CLKR ext	9		8		ns
			CLKR int	17		15		
72	t <sub>h</sub> (DR)	Hold time, DR from CLKR low	CLKR ext	7		6		ns
			CLKR int	0		0		
73	t <sub>d</sub> (FSX)	Delay time, CLKX to internal FSX high/low	CLKX ext	22		20		ns
			CLKX int	15		14		
74	t <sub>su</sub> (FSR)	Setup time, FSR before CLKR low	CLKR ext	7		6		ns
			CLKR int	7		6		
75	t <sub>h</sub> (FS)	Hold time, FSX/R input from CLKX/R low	CLKX/R ext	7		6		ns
			CLKX/R int	0		0		
76	t <sub>su</sub> (FSX)	Setup time, external FSX before CLKX high	CLKX ext	8 – P	[t <sub>c</sub> (SCK)/2]–10*	8 – P	[t <sub>c</sub> (SCK)/2]–10*	ns
			CLKX int	21 – P	t <sub>c</sub> (SCK)/2*	21 – P	t <sub>c</sub> (SCK)/2*	
77	t <sub>d</sub> (CH-DX)V	Delay time, CLKX to first DX bit, FSX precedes CLKX high	CLKX ext	24*		20*		ns
			CLKX int	14*		12*		
78	t <sub>d</sub> (FSX-DX)V	Delay time, FSX to first DX bit, CLKX precedes FSX	24*		20*		ns	
79	t <sub>d</sub> (DXZ)	Delay time, CLKX high to DX in the high-impedance state following last data bit	14*		12*		ns	


\* This parameter is not production tested.

## serial-port timing



- NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.  
B. Timing diagrams depend upon the length of the serial-port word, where  $n = 8, 16, 24$ , or  $32$  bits, respectively.

**Figure 29. Fixed Data-Rate-Mode Timing**



- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.  
B. Timing diagrams depend upon the length of the serial-port word, where  $n = 8, 16, 24$ , or  $32$  bits, respectively.  
C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.


**Figure 30. Variable Data-Rate-Mode Timing**

timing for  $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$  [ $P = t_{c(H)}$ ] (see Note 8 and Figure 31)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
80	$t_{su}(\overline{\text{HOLD}})$ Setup time, $\overline{\text{HOLD}}$ before H1 low	10		8		ns
81	$t_v(\overline{\text{HOLDA}})$ Valid time, $\overline{\text{HOLDA}}$ after H1 low	0*	7	0*	6	ns
82	$t_w(\overline{\text{HOLD}})$ Pulse duration, $\overline{\text{HOLD}}$ low	2P		2P		ns
83	$t_w(\overline{\text{HOLDA}})$ Pulse duration, $\overline{\text{HOLDA}}$ low	P-5*		P-5*		ns
84	$t_d(\text{H1L-S})_H$ Delay time, H1 low to $\overline{\text{STRBx}}$ high for a $\overline{\text{HOLD}}$	0*	7*	0*	6*	ns
84.1	$t_d(\text{H1H-IO})_H$ Delay time, H1 high to $\overline{\text{IOSTRB}}$ high for a $\overline{\text{HOLD}}$	0*	7*	0*	6*	ns
85	$t_{dis}(\text{H1L-S})$ Disable time, H1 low to $\overline{\text{STRBx}}$ or $\overline{\text{IOSTRB}}$ (in the high-impedance state)	0*	8*	0*	7*	ns
86	$t_{en}(\text{H1L-S})$ Enable time, H1 low to $\overline{\text{STRBx}}$ or $\overline{\text{IOSTRB}}$ active	0*	7*	0*	6*	ns
87	$t_{dis}(\text{H1L-RW})$ Disable time, H1 low to $\overline{\text{R/W}}$ in the high-impedance state	0*	8*	0*	7*	ns
88	$t_{en}(\text{H1L-RW})$ Enable time, H1 low to $\overline{\text{R/W}}$ (active)	0*	7*	0*	6*	ns
89	$t_{dis}(\text{H1L-A})$ Disable time, H1 low to A in the high-impedance state	0*	8*	0*	7*	ns
90	$t_{en}(\text{H1L-A})$ Enable time, H1 low to A valid	0*	12*	0*	11*	ns
91	$t_{dis}(\text{H1H-D})$ Disable time, H1 high to D disabled in the high-impedance state	0*	8*	0*	7*	ns

\* This parameter is not production tested.

NOTE 8:  $\overline{\text{HOLD}}$  is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur. The NOHOLD bit of the primary-bit-control register overwrites the  $\overline{\text{HOLD}}$  signal.



NOTE A:  $\overline{\text{HOLDA}}$  goes low in response to  $\overline{\text{HOLD}}$  going low and continues to remain low until one H1 cycle after  $\overline{\text{HOLD}}$  goes back high.


Figure 31.  $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$  Timing

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## timing of peripheral pin configured as general-purpose I/O (see Figure 32)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
92	$t_{su}(GPIOH1L)$ Setup time, general-purpose input before H1 low	9		8		ns
93	$t_h(GPIOH1L)$ Hold time, general-purpose input after H1 low	0		0		ns
94	$t_d(GPIOH1H)$ Delay time, general-purpose output after H1 high		10		8	ns




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

**Figure 32. Peripheral-Pin General-Purpose I/O Timing**

## timing of peripheral pin changing from general-purpose output to input mode (see Figure 33)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
95	$t_h(H1H)$ Hold time, after H1 high		12*		11*	ns
96	$t_{su}(GPIOH1L)$ Setup time, peripheral pin before H1 low	9		8		ns
97	$t_h(GPIOH1L)$ Hold time, peripheral pin after H1 low	0		0		ns

\* This parameter is not production tested.




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

**Figure 33. Timing of Peripheral Pin Changing From General-Purpose Output to Input Mode**

timing of peripheral pin changing from general-purpose input to output mode (see Figure 34)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
98	$t_d(\text{GPIOH1H})$ Delay time, H1 high to peripheral pin switching from input to output		10		8	ns



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 34. Timing of Peripheral Pin Changing From General-Purpose Input-to-Output Mode

# SM320C32-EP DIGITAL SIGNAL PROCESSOR

SGUS038 – AUGUST 2002

## timing for timer pin [ $P = t_{c(H)}$ ] (see Figure 35)

NO.			320C32-50		320C32-60		UNIT
			MIN	MAX	MIN	MAX	
99	$t_{su}(TCLKH1L)$	Setup time, TCLK external before H1 low	8		6		ns
100	$t_h(TCLKH1L)$	Hold time, TCLK external after H1 low	0		0		ns
101	$t_d(TCLKH1H)$	Delay time, H1 high to TCLK internal valid		9		8	ns
102	$t_c(TCLK)$	Cycle time, TCLK cycle time	TCLK external	2.6P*		2.6P*	ns
			TCLK internal	2P	$(2^{32})P^*$	2P	
103	$t_w(TCLK)$	Pulse duration, TCLK high / low	TCLK external	P + 10*		P + 10*	ns
			TCLK internal	$[t_c(TCLK)/2]-5$	$[t_c(TCLK)/2]+5$	$[t_c(TCLK)/2]-5$	

\* This parameter is not production tested.

NOTE: Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.





Figure 35. Timing for Timer Pin



timing for  $\overline{\text{SHZ}}$  pin [ $Q = t_c(C_I)$ ] (see Figure 36)

NO.		320C32-50		320C32-60		UNIT
		MIN	MAX	MIN	MAX	
104	$t_{\text{dis}}(\overline{\text{SHZ}})$ Disable time, $\overline{\text{SHZ}}$ low to all O, I/O pins in the high-impedance state	0*	2Q*	0*	2Q*	ns

\* This parameter is not production tested.



NOTE A: Enabling  $\overline{\text{SHZ}}$  destroys C32 register and memory contents. Assert  $\overline{\text{SHZ}} = 1$  and reset the C32 to restore it to a known condition.

Figure 36.  $\overline{\text{SHZ}}$  Pin Timing

Table 1. Thermal Resistance Characteristics for PCM package

PARAMETER		MIN	MAX	UNIT
$R_{\theta JA}$	Junction-to-free-air		39	°C/W
$R_{\theta JC}$	Junction-to-case		10.0	°C/W

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SM320C32PCMM50EP	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM50 EP
SM320C32PCMM50EP.A	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM50 EP
SM320C32PCMM60EP	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM60 EP
SM320C32PCMM60EP.A	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM60 EP
<a href="#">V62/03616-01XE</a>	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM50 EP
<a href="#">V62/03616-02XE</a>	NRND	Production	QFP (PCM)   144	24   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	-55 to 125	SM320C32PCMM60 EP

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SM320C32PCMM50EP	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93
SM320C32PCMM50EP.A	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93
SM320C32PCMM60EP	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93
SM320C32PCMM60EP.A	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93
V62/03616-01XE	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93
V62/03616-02XE	PCM	QFP	144	24	8 X 3	150	315	135.9	7620	37.02	27.93	30.93

## PCM (S-PQFP-G\*\*\*)

## PLASTIC QUAD FLATPACK

144 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Falls within JEDEC MS-022
  - The 144 PCM is identical to the 160 PCM except that four leads per corner are removed.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025