DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


#### description


These devices contain 4-wide AND-OR-INVERT gates. They perform the following Boolean functions:

'54 Y = 
$$\overrightarrow{AB}$$
 +  $\overrightarrow{CD}$  +  $\overrightarrow{EF}$  +  $\overrightarrow{GH}$   
LS54 Y =  $\overrightarrow{AB}$  +  $\overrightarrow{CDE}$  +  $\overrightarrow{FGH}$  +  $\overrightarrow{IJ}$ 


The SN5454 and SN54LS54 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $\,^{\circ}\text{C}$ . The SN7454 and SN74LS54 are characterized for operation from 0 $\,^{\circ}\text{C}$  to 70 $\,^{\circ}\text{C}$ .

#### logic diagrams (positive logic)







SN5454 . . . W PACKAGE (TOP VIEW)



SN54LS54 . . . J OR W PACKAGE SN74LS54 . . . D OR N PACKAGE (TOP VIEW)




SN54LS54 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection
NU-Make no external connection

# SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES


## logic symbols†






positive logic:  $Y = \overline{AB + CDE + FGH + IJ}$ 

## schematics





Resistor values shown are nominal.

The portion of the circuits within the dashed lines is repeated for each additional 2- or 3-input AND section, as shown in the logic diagram and logic symbols.

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N package. For the SN54LS54 only, they apply also for the W package.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	7 V
Input voltage		5.5 V
Operating free-air temperature:	SN5454	-55°C to 125°C
	SN7454	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN5454			SN7454			
		MIN	NOM	MAX	MIN NOM		MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			9.0			8.0	٧	
	High-level output current			- 0.4		-	- 0.4	mΑ	
IOL	Low-level output current			16			16	mA	
	Operating free-air temperature	<b>– 55</b>		125	0		70	°C	

# electrical characterics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONSTITUTE		SN545	4	I	UNIT		
PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	MIN	TYP ‡	MAX	UNIT
ViK	V <sub>CC</sub> = MIN. I <sub>1</sub> = - 12 mA			- 1.5			- 1.5	V
νон	VCC = MIN, VIL = 0.8 V, IQH = -	0.4 mA 2	4 3.4		2.4	3.4		V
VOL	V <sub>CC</sub> = MIN. V <sub>1H</sub> = 2 V, I <sub>OL</sub> = 10	mA	0.2	0.4	]	0.2	0.4	٧
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
ΊΗ	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μΑ
l L	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			- 1.6			- 1.6	mA
losÿ	V <sub>CC</sub> = MAX	- 2	0	<b>– 55</b>	- 18		<b>– 55</b>	mA
Іссн	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		4	8		4	8	mΑ
ICCL	V <sub>CC</sub> = MAX, See Note 2		5.1	9.5		5.1	9.5	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TY	P MAX	UNIT
†PLH	0	V	D - 400 C - 15 oF	1	3 22	ns
tPHL.	Апу	· · · · · · · · · · · · · · · · · · ·	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF		8 15	ns -

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

# SN54LS54, SN74LS54 4-WIDE AND-OR-INVERT GATES

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	 	 	 	7 '	٧
Input voltage		 	 	 <b>.</b>	7 '	٧
Operating free-air temperature:	SN54LS54	 	 	 	-55°C to 125°	С
	SN74LS54	 	 	 	0°C to 70°C	С
Storage temperature range		 	 	 	-65°C to 150°C	С

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		S	SN54LS54			SN74LS54			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.7			8.0	V	
ІОН	High-level output current			- 0.4			- 0.4	mA	
OL	Low-level output current			4			8	mΑ	
τ <sub>A</sub>	Operating free-air temperature	- 55		125	0		70	°c	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	!	TEST CONDIT	TIONST	S	N54LS	i4	S	N74LS	4	UNIT
	•	TEST CONDI	I IONS	MIN	TYP \$	MAX	MIN	TYP ‡	MAX	
Vικ	VCC = MIN,	l <sub>1</sub> = 18 mA				- 1.5			- 1.5	* V
Voн	VCC = MIN,	VIL = MAX,	OH = - 0.4 mA	2.5	3.4	-	2.7	3.4		V
VOL	V <sub>CC</sub> = MIN,	V <sub>(H</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
• OL	V <sub>CC</sub> = MIN	V <sub>IH</sub> = 2 V,	IOL = 8 mA					0.35	0.5	V
lj	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
ЧН	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μА
	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V		7		- 0.4			- 0.4	mA
losş	V <sub>CC</sub> = MAX	<u></u> -		- 20		- 100	- 20		<b>– 100</b>	mΑ
Іссн	V <sub>CC</sub> = MAX,	V; = 0 V			8.0	1.6		8.0	1.6	mΑ
<sup>1</sup> CCL	V <sub>CC</sub> = MAX,	See Note 2			1	2		1	2	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <b>P</b> LH	Anv	v	$R_1 \approx 2 k\Omega$ , $C_1 = 15 pF$		12	20	ns
<sup>t</sup> PHL		·		[	12.5	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN5454J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5454J
SN5454J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5454J
SN54LS54J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS54J
SN54LS54J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS54J
SNJ5454J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5454J
SNJ5454J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5454J
SNJ54LS54J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS54J
SNJ54LS54J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS54J
SNJ54LS54W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS54W
SNJ54LS54W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS54W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SNJ54LS54W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS54W.A	W	CFP	14	25	506.98	26.16	6220	NA

# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025