- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DEVICE	OUTPUT	LOGIC
SN54ALS646, SN74ALS646A, 'AS646	3 state	True
SN54ALS648, SN74ALS648A, SN74AS648	3 state	Inverting

#### description

These devices consist of bus-transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Output-enable  $(\overline{OE})$  and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode)

data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 version of the SN74ALS646A is identical to the standard version, except that the recommended maximum  $I_{OL}$  in the -1 version is increased to 48 mA. There are no -1 versions of the SN54ALS646, SN54ALS648, or SN74ALS648A.

The SN54ALS646, SN54ALS648, and SN54AS646 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS646A, SN74ALS648A, SN74AS646, and SN74AS648 are characterized for operation from 0°C to 70°C.

SN54ALS646, SN54ALS648, SN54AS646 JT PACKAGE
SN74ALS646A, SN74ALS648A, SN74AS646,
SN74AS648 DW OR NT PACKAGE
(TOP VIEW)


# SN54ALS646, SN54ALS648, SN54AS646 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 **OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995





Pin numbers shown are for the DW, JT, and NT packages.

**Function Tables** 

			51	134AL30	10, 511547	3040, SN74AL30	+0A, 5117+A50+0	
		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

#### SN54ALS646, SN54AS646, SN74ALS646A, SN74AS646

<sup>†</sup> The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


	INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
Н	Х	Х	L	Х	Input	Output	Real-time $\overline{A}$ data to B bus
Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

#### SN54ALS648, SN74ALS648A, SN74AS648

<sup>†</sup> The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.




logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



#### logic diagrams (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, and NT packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> Input voltage, V <sub>I</sub> : Control inputs	
I/O ports	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS646	
SN74ALS646A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SI	54ALS6	46	SN7	4ALS64	6A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-12			-15	mA
				12			24	
IOL	Low-level output current						48‡	mA
fclock	Clock frequency	0		35	0		40	MHz
t <sub>w</sub>	Pulse duration, CLKBA or CLKAB high or low	14.5			12.5			ns
t <sub>su</sub>	Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$	15			10			ns
t <sub>h</sub>	Hold time, A after CLKAB↑ or B after CLKBA↑	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C

<sup>‡</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TERT CO	NDITIONS	SN	54ALS6	46	SN7	4ALS64	6A	UNIT
	PARAMETER	TEST CC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX -1.2 -1.2 0.1 0.4 0.5 0.5 0.1 0.1 20 20 -0.2 -0.2 -0.2 -0.2 -112 76 88	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lı = –18 mA			-1.2			-1.2	V
-		$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
			I <sub>OH</sub> = -3 mA	2.4	3.2		2.4	3.2		V
VОН		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2						v
			I <sub>OH</sub> = -15 mA				2			
			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
Vol		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
	Control inputs		V <sub>I</sub> = 7 V			0.1			0.1	mA
η	A or B ports	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
	Control inputs					20			20	
ΙΗ	A or B ports§	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
	Control inputs					-0.2			-0.2	
ΊL	A or B ports§	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
IO¶		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
-			Outputs high		47	76		47	76	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		55	88		55	88	mA
II IIН IO¶			Outputs disabled		55	88		55	88	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 § For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

## switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$		',	UNIT
			SN54A	LS646	SN74AL	S646A	
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	10	35	7	30	ns
<sup>t</sup> PHL			5	20	5	17	115
<sup>t</sup> PLH	A or B	B or A	5	22	3	20	ns
<sup>t</sup> PHL		BOIN	3	15	3	12	113
<sup>t</sup> PLH	SBA or SAB‡	A or B	10	40	7	35	ns
<sup>t</sup> PHL	(stored data low)		5	23	5	20	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	8	30	6	25	ns
<sup>t</sup> PHL	(stored data high)	AOID	5	24	5	20	115
<sup>t</sup> PZH	ŌĒ	A or B	3	20	2	17	ns
<sup>t</sup> PZL	ÛE	AOID	5	22	4	20	115
<sup>t</sup> PHZ	OE	A or B	1	12	1	10	ns
<sup>t</sup> PLZ	UE	AUD	1	20	2	16	115
<sup>t</sup> PZH	DIR	A or B	5	38	3	30	ns
<sup>t</sup> PZL		AUID	5	30	4	25	115
<sup>t</sup> PHZ	DIR	A or B	1	12	1	10	200
<sup>t</sup> PLZ	DIK	AUID	2	21	2	16	ns

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub> : Control inputs	
I/O ports	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS648	-55°C to 125°C
SN74ALS648A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN	54ALS6	48	SN7	4ALS64	8A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			12			24	mA
fclock	Clock frequency	0		35	0		40	MHz
tw	Pulse duration, CLKBA or CLKAB high or low	14.5			12.5			ns
t <sub>su</sub>	Setup time, A before CLKAB↑ or B before CLKBA↑	15			10			ns
t <sub>h</sub>	Hold time, A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	NDITIONS	SN	54ALS6	48	SN7	SN74ALS648A		LINUT
		IESI CC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
Vari			I <sub>OH</sub> = -3 mA	2.4	3.2		2.4	3.2		V
VOH VOL II Control inputs A or B ports Control inputs IIH A or B ports‡ Control inputs IIL Control inputs A or B ports‡ IO§	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2						v	
			I <sub>OH</sub> = -15 mA				2		MAX	
Voi		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
'I	A or B ports	VCC = 5.5 V	V <sub>I</sub> = 5.5 V			0.1			0.1	ША
	Control inputs		V. 07V			20			20	^
ЧН	A or B ports‡	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μA
	Control inputs		N 0.4 M			-0.2			-0.2	
ΊL	A or B ports‡	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		47	76		47	76	
ICC		$V_{CC} = 5.5 V$	Outputs low		57	88		57	88	mA
			Outputs disabled		57	88		57	88	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $\ddagger$  For I/O ports, the parameters IIH and IIL include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC CL R1 R2 TA	UNIT			
			SN54A	LS648	SN74AL	S648A	]
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	8	39	7	33	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUD	5	23	5	20	113
<sup>t</sup> PLH	A or B	B or A	3	20	2	17	ns
<sup>t</sup> PHL	A OI D	BUIA	2	12	2	10	113
<sup>t</sup> PLH	SBA or SAB‡	A or B	5	44	5	39	ns
<sup>t</sup> PHL	(stored data low)	AUR	4	26	4	22	113
<sup>t</sup> PLH	SBA or SAB‡	A or B	6	30	6	25	ns
<sup>t</sup> PHL	(stored data high)	AUD	6	25	6	21	ns
<sup>t</sup> PZH	OE	A or B	4	25	2	22	ns
<sup>t</sup> PZL	UE	AUR	4	25	4	22	113
<sup>t</sup> PHZ	OE	A or B	1	12	1	10	ns
<sup>t</sup> PLZ	UE	AUR	2	21	2	15	115
<sup>t</sup> PZH	DIR	A or B	4	35	2	27	ns
tPZL		AUD	3	25	3	19	
<sup>t</sup> PHZ	DIR	A or B	1	17	1	14	ns
<sup>t</sup> PLZ		AUD	2	22	2	15	115

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
I/O ports	
Operating free-air temperature range, T <sub>A</sub> : SN54AS646	
SN74AS646	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN	154AS64	ŀ6	SN	174AS64	6	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				-12			-15	mA
IOL	Low-level output current			32			48	mA	
fclock*	Clock frequency		0		75	0		90	MHz
<b>.</b>	Pulse duration	CLKBA or CLKAB high	6			5			
t <sub>w</sub> *		CLKBA or CLKAB low	7			6			ns
t <sub>su</sub> *	Setup time, A before CLKAB↑ or B before CLKBA↑		7			6			ns
t <sub>h</sub> *	Hold time, A after CLKAB <sup>↑</sup> or B before CLKBA		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	SN	154AS64	ŀ6	SN	174AS64	6	UNIT
	PARAMETER		ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V
		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
VOH			I <sub>OH</sub> = -3 mA	2.4	3.2		2.4	3.2		V
		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2						v
			I <sub>OH</sub> = -15 mA				2			
Voi		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 32 mA		0.25	0.5				V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 48 mA					0.35	0.5	v
ı.	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
łı	A or B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1			0.1	ША
L	Control inputs		V/- 0 7 V/			20			20	
ΙΗ	A or B ports‡	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			70			70	μA
	Control input		N 0.4 M			-0.5			-0.5	
١L	A or B ports‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.75			-0.75	mA
lO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		120	195		120	195	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		130	211		130	211	mA
			Outputs disabled		130	211		130	211	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

## switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R1 R2 T <sub>A</sub>	UNIT			
			SN54A	S646	SN74A	S646	
			MIN	MAX	MIN	MAX	
fmax*			75		90		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	9.5	2	8.5	ne
<sup>t</sup> PHL	CERDA OF CERAD	AOLD	2	10	2	9	ns
<sup>t</sup> PLH	A or B	B or A	2	11.5	2	9	ns
<sup>t</sup> PHL	AUB	BOIX	1	8	1	7	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	2	13.5	2	11	ns
<sup>t</sup> PHL	SBA OF SAB+	AOIB	2	11	2	9	
<sup>t</sup> PZH	OE	A or B	2	11	2	9	ns
<sup>t</sup> PZL	OE	AOB	3	15	3	14	115
<sup>t</sup> PHZ	ŌĒ	A or B	2	11	2	9	ns
<sup>t</sup> PLZ	UE	A 01 B	2	11	2	9	115
<sup>t</sup> PZH	DIR	A or B	3	21	3	16	ns
<sup>t</sup> PZL		AUD	3	24	3	18	115
<sup>t</sup> PHZ	DIR	A or B	2	12	2	10	ns
<sup>t</sup> PLZ	DIK	AUD	2	12	2	10	115

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, VI: Control inputs	7 V
I/O ports 5.	.5 V
Operating free-air temperature range, T <sub>A</sub> : SN74AS648 0°C to 7	′0°C
Storage temperature range	0°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SI	N74AS64	8	LINUT
			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-15	mA
IOL	Low-level output current				48	mA
fclock	Clock frequency		0		90	MHz
	Pulse duration	CLKBA or CLKAB high	5			
t <sub>w</sub>	Puise duration	CLKBA or CLKAB low	6			ns
t <sub>su</sub>	Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$		6			ns
th	Hold time, A after CLKAB↑ or B before CLKBA		0			ns
TA	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEAT AONS	NTIONO	SN	174AS64	8	
	PARAMETER	TEST COND	TIONS	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.2	V
		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> -2			
∨он	Γ		I <sub>OH</sub> = -3 mA	2.4	3.2		V
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -15 mA	2			
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
1.	Control inputs		V <sub>I</sub> = 7 V			0.1	
1	A or B ports	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			0.1	mA
	Control inputs					20	
ΊН	A or B ports§	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			70	μA
	Control input					-0.5	
μL	A or B ports§	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.75	mA
IO¶	· ·	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
			Outputs high		110	185	
ICC		V <sub>CC</sub> = 5.5 V			120	195	mA
			Outputs disabled		120	195	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

§ For I/O ports, the parameters IIH and IIL include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.




#### switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 4.5$ $C_{L} = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = \text{MIN t}$	<b>;</b> , 2, 2,	UNIT	
			SN74	]		
			MIN	MAX		
fmax			90		MHz	
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	8.5	ns	
<sup>t</sup> PHL	CERBA OF CERAB	AUB	2	9	115	
<sup>t</sup> PLH	A or B	B or A	2	8	ns	
<sup>t</sup> PHL	AUB	BOIA	1	7	115	
<sup>t</sup> PLH	SBA or SAB‡	A or B	2	11	ns	
<sup>t</sup> PHL	SBA OF SAB+	AUB	2	9	115	
<sup>t</sup> PZH	- <del>DE</del>	A or B	2	9		
<sup>t</sup> PZL	OE	AOIB	3	15	ns	
<sup>t</sup> PHZ	OE	A or B	2	9	ns	
<sup>t</sup> PLZ			2	9		
<sup>t</sup> PZH	DIR	A or B	3	16		
<sup>t</sup> PZL		AUID	3	18	ns	
<sup>t</sup> PHZ	DIR	A or P	2	10		
<sup>t</sup> PLZ		A or B	2	10	ns	

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
5962-8759501LA	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8759501LA SNJ54AS646JT
5962-8995601LA	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8995601LA SNJ54ALS646JT
5962-9052301LA	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9052301LA SNJ54ALS648JT
SN74ALS646ADW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS646A
SN74ALS646ADWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS646A
SN74ALS648ADW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS648A
SN74AS646DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS646
SNJ54ALS646JT	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8995601LA SNJ54ALS646JT
SNJ54ALS648JT	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9052301LA SNJ54ALS648JT
SNJ54AS646JT	Active	Production	CDIP (JT)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8759501LA SNJ54AS646JT

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



#### www.ti.com

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AS646, SN74AS646 :

Catalog : SN74AS646

• Military : SN54AS646

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS646ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS646ADWR	SOIC	DW	24	2000	350.0	350.0	43.0

## TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

## TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALS646ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ALS648ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74AS646DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

# **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

## JT (R-GDIP-T\*\*)

#### **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated