
SCLS458 - MARCH 2001

- Eight High-Current Latches in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading

description

This 8-bit latch features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.



The eight latches of the SN74HC373A are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube	SN74HC373AN	MARKING SN74HC373AN HC373A		
-40°C to 85°C	SSOP – DB	Tape and reel	SN74HC373ADBR	HC373A		
	TSSOP - PW	Tape and reel	SN74HC373APWR	HC373A		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each latch)

	INPUTS						
OE	LE	D	Q				
L	Н	Н	Н				
L	Н	L	L				
L	L	Χ	Q_0				
Н	Χ	Χ	Z				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS458 - MARCH 2001

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	·	±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DB package	70°C/W
	N package	69°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS458 - MARCH 2001

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
٧ıH	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V	0		0.5	
٧ _{IL}	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	V
		V _C C = 6 V	0		1.8	
٧ _I	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
		V _{CC} = 2 V	0		1000	
t _t	Input transition (rise and fall) time $V_{CC} = 4$	V _{CC} = 4.5 V	0		500	ns
		V _C C = 6 V	0		400	
TA	Operating free-air temperature	-	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST /	CONDITIONS	Vac	Т	A = 25°C	;	MIN	MAX	UNIT
PARAMETER	lE31 (CONDITIONS	VCC	MIN	TYP	MAX	IVIIIN	WAX	ONIT
			2 V	1.9	1.998		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		
Voн	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.34		
	VI = VIH or VIL		2 V			0.1		0.1	
		I _{OL} = 20 μA	4.5 V			0.1		0.1	
V _{OL}			6 V			0.1		0.1	V
		IOL = 6 mA	4.5 V			0.26		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V			0.26		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000	nA
loz	VO = VCC or 0		6 V			±0.5		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		80	μΑ
C _i			2 V to 6 V		3	10		10	pF

SN74HC373A OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS458 - MARCH 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 2	25°C	MIN	MAX	UNIT
		VCC	MIN	MAX	IVIIIN	IVIAA	UNIT
		2 V	75		95		
t _w Pulse duration	Pulse duration, LE high	4.5 V	15		19		ns
		6 V	13		16		
		2 V	50		63		
t _{su}	Setup time, data before LE↓	4.5 V	10		13		ns
		6 V	9		11		
			20		24		
t _h	Hold time, data after LE↓	4.5 V	10		12		ns
		6 V	10		12		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T _A	= 25°C	;	MIN MAX	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	UNII	
			2 V		55	125	155		
	D	Q	4.5 V		15	25	31		
			6 V		12	21	26	ns	
^t pd			2 V		71	125	155	115	
	LE	Any Q	4.5 V		20	25	31		
			6 V		16	21	26		
			2 V		60	125	155		
t _{en}	ŌĒ	Any Q	4.5 V		17	25	31	ns	
			6 V		13	21	26		
			2 V		44	125	155		
^t dis	ŌĒ	Any Q	4.5 V		19	25	31	ns	
			6 V		17	21	26		
			2 V		22	60	75		
t _t		Any Q	4.5 V		7	12	15	ns	
			6 V		5	10	13		

SN74HC373A OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS458 - MARCH 2001


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	TA	∖ = 25°C	;	MIN	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	VCC	MIN TYP MAX			IVIIIN	IVIIIN IVIAA	UNIT
			2 V		73	175		220	
	D	Q	4.5 V		20	35		44	
			6 V		16	30		37	20
^t pd			2 V		90	175		220	ns
	LE	Any Q	4.5 V		25	35		44	
			6 V		20	30		37	
			2 V		78	175		220	
t _{en}	ŌĒ	Any Q	4.5 V		21	35		44	ns
			6 V		17	30		37	


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	100	pF

PARAMETER MEASUREMENT INFORMATION





PARAI	PARAMETER		CL	S1	S2	
•	t _{PZH} 50 pF		. 0,00		Closed	
^t en	tPZL	1 K22	or 150 pF	Closed	Open	
	tPHZ			Open	Closed	
^t dis	tPLZ	1 k Ω	50 pF	Closed	Open	
t _{pd} or	t _t		50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HC373ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		HC373A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated