











SN74HC74-Q1

SCLS577B -MARCH 2004-REVISED APRIL 2020

# SN74HC74-Q1 Automotive Qualified Dual D-Type Positive-Edge-Triggered Flip-Flops With **Clear and Preset**

### **Features**

- AEC-Q100 Qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C,  $T_A$
- **Buffered** inputs
- Positive and negative input clamp diodes
- Wide operating voltage range: 2 V to 6 V
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

## 2 Applications

- Convert a momentary switch to a toggle switch
- Divide a clock signal by 2 or 4

## 3 Description


The SN74HC74-Q1 devices contain two independent positive-edge-triggered flip-flops asynchronous preset and clear pins for each.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74HC74QDRQ1	SOIC (14)	8.70 mm × 3.90 mm		
SN74HC74QPWRQ1	TSSOP (14)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Functional Pinout of the SN74HC74-Q1**





# **Table of Contents**

1	Features 1	8.2 Functional Block Diagram
2	Applications 1	8.3 Feature Description
3	Description 1	8.4 Device Functional Modes
4	Revision History2	9 Application and Implementation 10
5	Pin Configuration and Functions	9.1 Application Information
6	Specifications3	9.2 Typical Application 10
•	6.1 Absolute Maximum Ratings	10 Power Supply Recommendations 13
	6.2 ESD Ratings	11 Layout 13
	6.3 Recommended Operating Conditions	11.1 Layout Guidelines 13
	6.4 Thermal Information	11.2 Layout Example 13
	6.5 Electrical Characteristics 5	12 Device and Documentation Support 14
	6.6 Timing Characteristics 5	12.1 Documentation Support
	6.7 Switching Characteristics	12.2 Related Links 14
	6.8 Operating Characteristics 6	12.3 Community Resources 14
	6.9 Typical Characteristics	12.4 Trademarks 14
7	Parameter Measurement Information 7	12.5 Electrostatic Discharge Caution 14
8	Detailed Description8	12.6 Glossary14
•	8.1 Overview	13 Mechanical, Packaging, and Orderable Information14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision A (April 2008) to Revision B	Page
•	Updated to new data sheet standards	1
•	Changed R <sub>θJA</sub> for PW package from 113 °C/W to 151.7 °C/W	4
•	Changed R <sub>θJA</sub> for D package from 86 °C/W to 133.6 °C/W	4

Submit Documentation Feedback



# 5 Pin Configuration and Functions

#### D or PW Package 14-Pin SOIC or TSSOP Top View



#### **Pin Functions**

F	PIN	1/0	DECORIDATION
NAME	NO.	I/O	DESCRIPTION
1CLR	1	Input	Channel 1, Clear Input, Active Low
1D	2	Input	Channel 1, Data Input
1CLK	3	Input	Channel 1, Positive edge triggered clock input
1PRE	4	Input	Channel 1, Preset Input, Active Low
1Q	5	Output	Channel 1, Output
1Q	6	Output	Channel 1, Inverted Output
GND	7	_	Ground
2Q	8	Output	Channel 2, Inverted Output
2Q	9	Output	Channel 2, Output
2PRE	10	Input	Channel 2, Preset Input, Active Low
2CLK	11	Input	Channel 2, Positive edge triggered clock input
2D	12	Input	Channel 2, Data Input
2CLR	13	Input	Channel 2, Clear Input, Active Low
V <sub>CC</sub>	14	_	Positive Supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	٧
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current (2)	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
$T_J$	Junction temperature (3)			150	Ô
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) Guaranteed by design.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	V
V <sub>(ESD)</sub>	Lieutostatic discharge	Charged device model (CDM), per AEC Q100- 011 CDM ESD Classification Level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
		V <sub>CC</sub> = 6 V	4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5	
V <sub>IL</sub> Lo		V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000	
$\Delta t/\Delta v$	Input transition rise and fall rate	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
T <sub>A</sub>	Operating free-air temperature		-40		125	°C

### 6.4 Thermal Information

		SN74HC		
THERMAL METRIC		PW (TSSOP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	151.7	133.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.4	89.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	89.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	25.2	45.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	94.1	89.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W



### 6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25$  °C (unless otherwise noted).

					Operating free-air temperature (T <sub>A</sub> )											
F	PARAMETER	TEST CONDITIONS		V <sub>cc</sub>		25°C			-40°C to 125°C							
					MIN	TYP	MAX	MIN	TYP	MAX						
				2 V	1.9	1.998		1.9								
	I Fab. I and antend		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4								
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9	5.999		5.9			V					
	Voltage		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7								
			$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2								
									2 V		0.002	0.1			0.1	
			$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1			0.1						
$V_{OL}$	Low-level output voltage	output $V_I = V_{IH}$ or $V_{IL}$		6 V		0.001	0.1			0.1	V					
	voltage		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.4						
			I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.4						
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V		±0.1	±100			±1000	nA					
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0	I <sub>O</sub> = 0	6 V			4			80	μΑ					
C <sub>i</sub>	Input capacitance			2 V to 6 V		3	10			10	pF					

# 6.6 Timing Characteristics

C<sub>1</sub> = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

				Operating	g free-air	temperature	(T <sub>A</sub> )	
	PARAMETER		V <sub>cc</sub>	25°C	;	–40°C to	125°C	UNIT
				MIN	MAX	MIN	MAX	
			2 V		6		4.2	
$f_{clock}$	Clock frequency		4.5 V		31		21	MHz
			6 V	0	36	0	25	
1			2 V	100		150		
		PRE or CLR low	4.5 V	20		30		
t <sub>w</sub> Puls	Dulas duration		6 V	17		25		ns
	Pulse duration		2 V	80		120		
		CLK high or low	4.5 V	16		24		
			6 V	14		20		
			2 V	100		150		
		Data	4.5 V	20		30		
t <sub>su</sub>	Setup time before CLK↑		6 V	17		25		
Su			2 V	25		40		ns
		PRE or CLR inactive	4.5 V	5		8		
		IIIactive	6 V	4		7		ı
			2 V	0		0		
$t_h$	Hold time, data after CLK↑		4.5 V	0		0		ns
ı			6 V	0		0		



## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

					Op	erating	free-air	tempera	ture (T <sub>A</sub>	)	
	PARAMETER	FROM	то	V <sub>CC</sub>		25°C		–40°	C to 125	5°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
				2 V	6	10		4.2			
f <sub>max</sub>	Max switching frequency			4.5 V	31	50		21			MHz
				6 V	36	60		25			
				2 V		70	230			345	
		PRE or CLR	Q or $\overline{Q}$	4.5 V		20	46			69	
	Decreasion delect	OLIK		6 V		15	39			59	
t <sub>pd</sub>	Propagation delay					70	175			250	ns
		CLK	Q or $\overline{Q}$			20	35			50	
						15	30			42	
				2 V		28	75			110	
t <sub>t</sub>	Transition-time		Q or $\overline{Q}$	4.5 V		8	15			22	ns
				6 V		6	13			19	


## 6.8 Operating Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25$ °C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$	Power dissipation capacitance per gate	No load		35		рF

## 6.9 Typical Characteristics

 $T_A = 25^{\circ}C$ 






Figure 2. Output voltage versus output current in high state


Submit Documentation Feedback

Copyright © 2004–2020, Texas Instruments Incorporated



### 7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>t</sub> < 6 ns.</li>
- The outputs are measured one at a time, with one input transition per measurement.



Copyright © 2004–2020, Texas Instruments Incorporated

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The SN74HC74-Q1 devices contain two independent D-type positive-edge-triggered flip-flops with asynchronous preset and clear pins for each.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74HC74-Q1 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

### 8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law  $(R = V \div I)$ .

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

Submit Documentation Feedback

Copyright © 2004–2020, Texas Instruments Incorporated



## **Feature Description (continued)**

### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8.

### **CAUTION**

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

**Table 1. Function Table** 

	OUTPUT S					
PRE	CLR	CL K	D	Q	Ια	
L	Н	Χ	Χ	Н	L	
Н	L	Χ	Х	L	Н	
L	L	Χ	Х	H <sup>(1)</sup>	H <sup>(1)</sup>	
Н	Н	1	Н	Н	L	
Н	Н	1	L	L	Н	
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$	

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

Toggle switches are typically large, mechanically complex and relatively expensive. It is desirable to use a momentary switch instead because they are small, mechanically simple and low cost. Some systems require a toggle switch's functionality but are space or cost constrained and must use a momentary switch instead. The SN74HC74-Q1 together with a dual Schmitt-trigger buffer such as SN74LVC2G17 can be used to convert a momentary switch to a toggle switch.

If the data input (D) of the SN74HC74-Q1 is tied to the inverted output  $(\overline{Q})$ , then each clock pulse will cause the value at the output (Q) to toggle. The momentary switch can be debounced and connected to the buffered clock input (CLK) to toggle the output. These connections are shown in *Figure 9* 

### 9.2 Typical Application




Figure 9. Typical application schematic

#### 9.2.1 Design Requirements

- Most switches require a debounce time constant of at least 10ms (2.2xR2xC1 > 10ms)
- The debounce delay needs to be much smaller than the power on reset circuit's delay to prevent a false trigger during power on (R3xC3 >> R2xC1)
- Conditions for output
  - Q output is LOW at system startup due to the provided reset circuit
  - Each button press will toggle the Q output between LOW and HIGH

### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HC74-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{pd}$  Calculation.



### **Typical Application (continued)**

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature, T<sub>J</sub>(max) listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

### 9.2.1.2 Input Considerations

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HC74-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HC74-Q1 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Recommended Operating Conditions*.

Refer to the Feature Description for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Feature Description for additional information regarding the outputs for this device.

#### 9.2.1.4 Timing Considerations

The SN74HC74-Q1 is a clocked device. As such, it requires special timing considerations to ensure normal operation.

Primary timing factors to consider:

- Maximum clock frequency: the maximum operating clock frequency defined in *Timing Characteristics* is the
  maximum frequency at which the device is guaranteed to function. This value refers specifically to the
  triggering waveform, measuring from one trigger level to the next.
- Pulse duration: ensure that the triggering event duration is larger than the minimum pulse duration, as defined in the *Timing Characteristics*.
- Setup time: ensure that the data has changed at least one setup time prior to the triggering event, as defined in the *Timing Characteristics*.
- Hold time: ensure that the data remains in the desired state at least one hold time after the triggering event, as defined in the *Timing Characteristics*.

#### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the *Layout*.
- Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal
  performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC74Q1 to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max)) \Omega$ . This will ensure that the maximum



## **Typical Application (continued)**

output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.

4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

## 9.2.3 Application Curves




Figure 10. Circuit response without RC debounce  $V_{in} := CLK input, V_{out} := Q output$ 




Figure 11. Circuit response with RC debounce  $V_{in} := CLK \text{ input, } V_{out} := Q \text{ output}$ 

Submit Documentation Feedback

Copyright © 2004–2020, Texas Instruments Incorporated



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 12*.

### 11 Layout

### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example




Figure 12. Example layout for the SN74HC74-Q1



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- Designing with Logic

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

### 12.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 21-Apr-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC74QDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC74Q	Samples
SN74HC74QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC74Q	Samples
SN74HC74QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC74Q	Samples
SN74HC74QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC74Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

## PACKAGE OPTION ADDENDUM

www.ti.com 21-Apr-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HC74-Q1:

Catalog: SN74HC74

● Enhanced Product : SN74HC74-EP

Military: SN54HC74

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC74QDRG4Q1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74QDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC74QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC74QDRG4Q1	SOIC	D	14	2500	356.0	356.0	35.0
SN74HC74QDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
SN74HC74QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HC74QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated