- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain three independent 3-input AND gates.

The SN54LS11 and SN54S11 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74LS11 and SN74S11 are characterized for operation from 0 °C to 70 °C.

#### FUNCTION TABLE (each gate)


| 11 | NPUT | s | OUTPUT |
|----|------|---|--------|
| Α  | В    | С | Y      |
| н  | н    | н | н      |
| L  | х    | X | L      |
| Х  | L    | X | L      |
| х  | Х    | L | L      |
| ~  | ~    | - | -      |


#### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.






### SN54LS11, SN54S11 . . . FK PACKAGE




NC-No internal connection

#### logic diagram (positive logic)




#### SN54LS11, SN54S11, SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES SDLS131 – APRIL 1985 – REVISED MARCH 1988

#### schematics (each gate)



'S11



Resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1)      |                        | 7 V |
|---------------------------------------|------------------------|-----|
|                                       |                        |     |
|                                       |                        |     |
| Operating free-air temperature range: | e: SN54′ – 55 °C to 12 | 5°C |
|                                       | SN74' 0°C to 70        |     |
| Storage temperature range             | 65°C to 150            | 0°C |

NOTE 1: Voltage values are with respect to network ground terminal.



#### recommended operating conditions

|                    |                               | S    | SN54LS11 |       |      | SN74LS11 |       |      |  |
|--------------------|-------------------------------|------|----------|-------|------|----------|-------|------|--|
|                    |                               | MIN  | NOM      | MAX   | MIN  | NOM      | МАХ   | UNIT |  |
| V <sub>CC</sub> Si | upply voltage                 | 4.5  | 5        | 5.5   | 4.75 | 5        | 5.25  | V    |  |
| V <sub>IH</sub> н  | igh-level input voltage       | 2    |          |       | 2    |          |       | v    |  |
| VIL La             | ow-level input voltage        |      |          | 0.7   |      |          | 0.8   | v    |  |
| юн ні              | igh-level output current      |      |          | - 0.4 |      |          | - 0.4 | mA   |  |
| IOL LO             | ow-level output current       |      |          | 4     |      |          | 8     | mA   |  |
| TA O               | perating free-air temperature | - 55 |          | 125   | 0    |          | 70    | °c   |  |

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                   |                        | TEST CONDITIONS †      |                            |      | SN54LS | 11    | S    | 1    | LINIT |    |
|-------------------|------------------------|------------------------|----------------------------|------|--------|-------|------|------|-------|----|
| PARAMETER         |                        | MIN                    | TYP‡                       | MAX  | MIN    | TYP ‡ | MAX  | UNIT |       |    |
| VIK               | V <sub>CC</sub> = MIN, | lı = 18 mA             |                            |      |        | - 1.5 |      |      | - 1.5 | V  |
| VOH               | V <sub>CC</sub> = MIN, | V <sub>IH</sub> = 2 V  | I <sub>OH</sub> = - 0.4 mA | 2.5  | 3.4    |       | 2.7  | 3.4  |       | v  |
| N                 | V <sub>CC</sub> = MIN, | V <sub>IL</sub> = MAX, | I <sub>OL</sub> = 4 mA     |      | 0.25   | 0.4   |      | 0.25 | 0.4   | v  |
| VOL               | V <sub>CC</sub> = MIN, | VIL = MAX,             | I <sub>OL</sub> = 8 mA     |      |        |       |      | 0.35 | 0.5   | v  |
| 1                 | V <sub>CC</sub> = MAX, | V <sub>1</sub> = 7 V   |                            |      |        | 0.1   |      |      | 0.1   | mA |
| Чн                | V <sub>CC</sub> = MAX, | V <sub>1</sub> = 2.7 V | ·····                      |      |        | 20    |      |      | 20    | μA |
| ۱ <sub>L</sub>    | V <sub>CC</sub> = MAX, | V1 = 0.4 V             |                            |      |        | - 0.4 |      |      | - 0.4 | mA |
| I <sub>OS</sub> § | V <sub>CC</sub> = MAX  |                        |                            | - 20 |        | - 100 | - 20 |      | - 100 | mA |
| ICCH              | V <sub>CC</sub> = MAX, | V <sub>1</sub> = 4.5 V |                            |      | 1.8    | 3.6   |      | 1.8  | 3.6   | mA |
| ICCL              | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 0 V   |                            |      | 3.3    | 6.6   |      | 3.3  | 6.6   | mA |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | TEST CON              | IDITIONS               | MIN | түр | МАХ | UNIT |
|------------------|-----------------|----------------|-----------------------|------------------------|-----|-----|-----|------|
| <sup>t</sup> PLH | A, B or C       | ×              | $R_{L} = 2 k\Omega$ , | C <sub>1</sub> = 15 pF |     | 8   | 15  | ns   |
| <sup>t</sup> PHL | A, B 01 C       |                | n 2 ksz,              | CL - 15 pr             |     | 10  | 20  | ns   |

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS11, SN54S11, SN74LS11, SN74S11 **TRIPLE 3-INPUT POSITIVE-AND GATES**

SDLS131 – APRIL 1985 – REVISED MARCH 1988

#### recommended operating conditions

|                 |                                | SN54S11 |     |     |      | UNIT |      |      |
|-----------------|--------------------------------|---------|-----|-----|------|------|------|------|
|                 |                                | MIN     | NOM | MAX | MIN  | NOM  | MAX  | UNIT |
| v <sub>cc</sub> | Supply voltage                 | 4.5     | 5   | 5.5 | 4.75 | 5    | 5.25 | V    |
| VIH             | High-level input voltage       | 2       |     |     | 2    |      |      | V    |
| VIL             | Low-level input voltage        |         |     | 0.8 |      |      | 0.8  | V    |
| юн              | High-level output current      |         |     | - 1 |      |      | -1   | mA   |
| IOL             | Low-level output current       |         |     | 20  |      |      | 20   | mA   |
| т <sub>А</sub>  | Operating free-air temperature | - 55    |     | 125 | 0    |      | 70   | °c   |

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|           |                        | TEST CONDIT              |                         |      | SN54S1 | 1     |      | SN74S1 | 1     | UNIT |
|-----------|------------------------|--------------------------|-------------------------|------|--------|-------|------|--------|-------|------|
| PARAMETER |                        | MIN                      | TYP ‡                   | MAX  | MIN    | TYP ‡ | MAX  |        |       |      |
| VIK       | V <sub>CC</sub> = MIN, | l <sub>1</sub> = – 18 mA |                         |      |        | - 1.2 |      |        | - 1.2 | V    |
| VOH       | V <sub>CC</sub> = MIN, | V <sub>IH</sub> = 2 V,   | I <sub>OH</sub> = 1 mA  | 2.5  | 3.4    |       | 2.7  | 3.4    |       | V    |
| VOL       | V <sub>CC</sub> = MIN, | V <sub>1L</sub> = 0.8 V, | I <sub>OL</sub> = 20 mA |      |        | 0.5   |      |        | 0.5   | V    |
| II.       | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 5.5 V   |                         |      |        | 1     |      |        | 1     | mA   |
| Чн        | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 2.7 V   |                         |      |        | 50    |      |        | 50    | μA   |
| ١L        | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 0.5 V   |                         |      |        | - 2   |      |        | - 2   | mA   |
| IOS §     | V <sub>CC</sub> = MAX  |                          |                         | - 40 |        | - 100 | - 40 |        | - 100 | mA   |
| ICCH      | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 4.5 V   |                         |      | 13.5   | 24    |      | 13.5   | 24    | mA   |
| ICCL      | V <sub>CC</sub> = MAX, | V1 = 0 V                 |                         |      | 24     | 42    |      | 24     | 42    | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25<sup>o</sup>C. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see note 2)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | TEST CON                | DITIONS                | MIN | түр | мах | UNIT |
|------------------|-----------------|----------------|-------------------------|------------------------|-----|-----|-----|------|
| <sup>t</sup> PLH |                 |                | B. = 280 O              | C <sub>1</sub> = 15 pF |     | 4.5 | 7   | ns   |
| <sup>t</sup> PHL | A, B or C       | v              | $R_{L} = 280 \Omega,$   |                        |     | 5   | 7.5 | ns   |
| <sup>t</sup> PLH | A, B 01 C       | ł              | B 200 O                 | 0 - 50 - 5             |     | 6   |     | ns   |
| tрн              |                 |                | R <sub>L</sub> = 280 Ω, | C <sub>L</sub> = 50 pF |     | 7.5 |     | ns   |

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





### PACKAGING INFORMATION

| Orderable<br>part number | Status<br>(1) | Material type | Package   Pins | Package qty   Carrier | <b>RoHS</b><br>(3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking<br>(6)  |
|--------------------------|---------------|---------------|----------------|-----------------------|--------------------|-------------------------------|----------------------------|--------------|----------------------|
| •                        | (.)           | (=)           |                |                       | (0)                | (4)                           | (5)                        |              | (0)                  |
| JM38510/08001BCA         | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | JM38510/<br>08001BCA |
| JM38510/08001BDA         | Active        | Production    | CFP (W)   14   | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | JM38510/<br>08001BDA |
| JM38510/31001BCA         | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | JM38510/<br>31001BCA |
| JM38510/31001BDA         | Active        | Production    | CFP (W)   14   | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | JM38510/<br>31001BDA |
| SN54LS11J                | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SN54LS11J            |
| SN54S11J                 | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SN54S11J             |
| SN74LS11D                | Obsolete      | Production    | SOIC (D)   14  | -                     | -                  | Call TI                       | Call TI                    | 0 to 70      | LS11                 |
| SN74LS11DR               | Active        | Production    | SOIC (D)   14  | 2500   LARGE T&R      | Yes                | NIPDAU                        | Level-1-260C-UNLIM         | 0 to 70      | LS11                 |
| SN74LS11N                | Active        | Production    | PDIP (N)   14  | 25   TUBE             | Yes                | NIPDAU                        | N/A for Pkg Type           | 0 to 70      | SN74LS11N            |
| SN74LS11NSR              | Active        | Production    | SOP (NS)   14  | 2000   LARGE T&R      | Yes                | NIPDAU                        | Level-1-260C-UNLIM         | 0 to 70      | 74LS11               |
| SNJ54LS11FK              | Active        | Production    | LCCC (FK)   20 | 55   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54LS<br>11FK      |
| SNJ54LS11J               | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54LS11J           |
| SNJ54LS11W               | Active        | Production    | CFP (W)   14   | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54LS11W           |
| SNJ54S11J                | Active        | Production    | CDIP (J)   14  | 25   TUBE             | No                 | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54S11J            |

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

### PACKAGE OPTION ADDENDUM

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS11, SN74LS11 :

Catalog : SN74LS11

• Military : SN54LS11

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| */ | All dimensions are nominal |      |                    |    |      |                          |                          |            |            |            |            |           |                  |
|----|----------------------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ſ  | Device                     | -    | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|    | SN74LS11DR                 | SOIC | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
|    | SN74LS11NSR                | SOP  | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |



www.ti.com

## PACKAGE MATERIALS INFORMATION

13-May-2025



\*All dimensions are nominal


| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LS11DR  | SOIC         | D               | 14   | 2500 | 356.0       | 356.0      | 35.0        |
| SN74LS11NSR | SOP          | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |

### TEXAS INSTRUMENTS

www.ti.com

13-May-2025

#### TUBE



### - B - Alignment groove width

| *All dimensions | are nominal |
|-----------------|-------------|
|-----------------|-------------|

| Device           | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| JM38510/08001BDA | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| JM38510/31001BDA | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| M38510/08001BDA  | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| M38510/31001BDA  | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| SN74LS11N        | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74LS11N        | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74LS11NE4      | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74LS11NE4      | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SNJ54LS11FK      | FK           | LCCC         | 20   | 55  | 506.98 | 12.06  | 2030   | NA     |
| SNJ54LS11W       | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |

## **D0014A**



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



## D0014A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

### LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **GENERIC PACKAGE VIEW**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## J0014A



## **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



## J0014A

## **EXAMPLE BOARD LAYOUT**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated