- Three-State Versions of '151, 'LS151, 'S151
- Three-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Permit Multiplexing from N-lines to One Line
- Complementary Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL Circuits


TYPE	MAX NO. OF COMMON OUTPUTS	TYPICAL AVG PROP DELAY TIME (D TO Y)	TYPICAL POWER DISSIPATION
SN54251	49	17 ns	250 mW
SN74251	129	17 ns	250 mW
SN54LS251	49	17 ns	35 mW
SN74LS251	129	17 ns	35 mW
SN54S251	39	8 ns	275 mW
SN74S251	129	8 ns	275 mW

#### description


These monolithic data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources and feature a strobe-controlled three-state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the 'average output disable time is shorter than the average output enable time. The SN54251 and SN74251 have output clamp diodes to attenuate reflections on the bus line.

SN54251, SN54LS251, SN54S251 . . . J OR W PACKAGE SN74251 . . . N PACKAGE SN74LS251, SN74S251 . . . D OR N PACKAGE (TOP VIEW)



SN54LS251, SN54S251 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**

	11	VPUT	S	ουτ	PUTS
S	ELEC	T	ENABLE	v	w
С	В	A	G	. •	**
X	х	×	н	Z	Z
L	L	L	L	D0	DO
L	L	н	L	D1	Dī
L	н	L	L	D2	D2
L	н	н	L	D3	D3
н	L	L	L	D4	D4
н	L	н	L	D5	D5
н	н	L	L	D6	D6
н	н	н	L	D7	D7

H = high logic level, L = low logic level


X = irrelevant, Z = high impedance (off)

D0, D1 . . . D7 = the level of the respective D input




#### SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

## logic diagram (positive logic)



## logic symbol†



 $<sup>^{\</sup>dagger}$  This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



## SN54251 SN74251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 
Input voltage	 
Off-state output voltage	 
Operating free-air temperature range: SN54251	 
Storage temperature range	 

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

The state of the s		SN5425	1		SN7425	1	UNIT
	MIN	NOM	MAX	MIN	MOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-2			-5.2	mA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2	-		V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> =	-12 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	""	1 = 2 V, 1 = MAX	2.4	3.2		٧
VOL	Low-level output voltage	, , ,,	= 2 V, = 16 mA		0.2	0.4	٧
loz	Off-state (high-impedance-state) output current	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 2.4 V			40	μА
		V <sub>IH</sub> = 2 V	V <sub>O</sub> = 0.4 V			-40	
v <sub>o</sub>	Output clamp voltage	V <sub>CC</sub> = MAX,	$I_0 = -12 \text{ mA}$			1.5	V
٧٥	Output clamp vortage	V <sub>IH</sub> = 4.5 V	I <sub>O</sub> = 12 mA		٧٥	CC+1.5	1
T <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 5.5 V			1	mA
1 <sub>1</sub> H	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 2.4 V			40	μΑ
TIL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 0.4 V			-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-18		-55	mA
Icc	Supply current	V <sub>CC</sub> = MAX, All All outputs open	inputs at 4.5 V,		38	62	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ} \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

## SN54251 SN74251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
†PLH	A, B, or C	· Y			29	45	ns
tPHL	(4 levels)	1			28	45	""
<b>'PLH</b>	A, B, or C	w			20	33	ns
tPHL	(3 levels)	•			21	33	113
<b>tPLH</b>	Any D	Y	Cլ = 50 pF,		17	28	ns
ФHL	לעוויא	'	$R_L = 400 \Omega$ ,		18	28	''
tPLH .	Any D	w	See Note 2		10	15	ns
ФНL	7 7117 5	l	Sec ivole 2		9	15	
<sup>t</sup> PZH	Ğ.	Y			17	27	
<sup>t</sup> PZL					26	40	ns
<sup>t</sup> PZH	G	w	1		17	27	ns
<sup>†</sup> PZL		**			24	40	'''
<sup>t</sup> PHZ	Ē	Y	C <sub>L</sub> = 5 pF,		5	8	ns
<sup>t</sup> PLZ	1		- R <sub>L</sub> = 400 Ω,		15	23	113
<sup>t</sup> PHZ	G	w	See Note 2		5	8	ns
t <sub>PLZ</sub>	1	-	See Note 2		15	23	"


 $<sup>^{\</sup>dagger}t_{PLH}$  = Propagation delay time, low-to-high-level output


 $t_{PZH}$  = Output enable time to high level  $t_{PZL}$  = Output enable time to low level

 $t_{PHZ} = Output$  disable time from high level  $t_{PLZ} = Output$  disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





tpHL = Propagation delay time, high-to-low-level output

# SN54LS251 SN74LS251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)													7 V
Input voltage													7 V
Off-state output voltage													5.5 V
Operating free-air temperature range: SN54LS251	i									!	55°	'C to	125°C
SN74LS251											(	O°C	to 70°C
Storage temperature range											65°	'C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		S	SN54LS251					UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ТОН	High-level output current			- 1			- 2.6	mA
lOL	Low-level output current			4			8	mΑ
TA	Operating free-air temperature	- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CON	DITIONST		S	N54LS2	51	SI	N74LS2	51	UNIT
PARAMETER		TEST CON	יפאטוווט		MIN	TYP ‡	MAX	MIN	TYP\$	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA					- 1.5			- 1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	V <sub>IH</sub> = 2 V,	VIL = MAX		2.4	3.4		2.4	3.1		٧
.,	VCC = MIN,	V <sub>1H</sub> = 2 V,		IOL = 4 mA		0.25	0.4		. 0.25	0.4	V
VOL	VIL = MAX			10L = 8 mA					0.35	0.5	
1	V <sub>CC</sub> = MAX,	= 2.V		V <sub>O</sub> = 2.7 V			- 20			20	μА
'oz	ACC - MAY	VIH - 2 V		V <sub>O</sub> = 0.4 V			20			- 20	μΑ
11	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V					0.1			0.1	mA
ΊΗ	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V					20			20	μА
Enable $\overline{\mathbb{G}}$	V <sub>CC</sub> = MAX,	V 0.4					- 0.2			0.2	mA
All other	ACC - MINY	V   - 0.4					- 0.4			- 0.4	1112
los§	V <sub>CC</sub> = MAX				- 30		- 130	- 30		<b>– 130</b>	mA
				Condition A		6.1	10		6.1	10	mA
'cc	V <sub>CC</sub> = MAX,	See Note 3		Condition B		7.1	12		7.1	12	'''A

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

- A. Enable grounded.
- B. Strobe at 4.5 V.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: I<sub>CC</sub> is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:

# SN54LS251 SN74LS251, (TIM9905), DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH .	A, B, or C	Y			29	45	
tPHL	(4 levels)	•			28	45	ns
tPLH	A, B, or C	w		1	20 .	33	ns
<sup>t</sup> PHL	(3 levels)				21	33	] ""
ФLH	Any D	Y			17	28	กร
ФHL	1 ^''''		$C_L = 15 pF$ ,		18	28	1113
<sup>t</sup> PLH	Any D	w	$R_L = 2 k\Omega$ ,		10	. 15	ns
<sup>t</sup> PHL	]. ^''' <b>'</b>	**	See Note 2		9	15	1 113
<sup>t</sup> PZH	G	Y			30	45	ns
<sup>t</sup> PZL	] "	'			26	40	] ""
<sup>t</sup> PZH	G	w	1		17	27	ns
<sup>t</sup> PZL	1 "	"			24	40	1 '''
<sup>t</sup> PHZ	G	Y	C 5 - 5		30	45	ns
<sup>t</sup> PLZ	1	1	CL = 5 pF,		15	25	1 ''3
<sup>t</sup> PHZ	Ğ	w	$R_L = 2 k\Omega$ , See Note 2		37	55	ns
<sup>t</sup> PLZ	1 3	, ,	See Note 2		15	25	1 '''

†tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpZH = Output enable time to high level


 $t_{PZL}$  = Output enable time to low level

 $t_{PHZ}$  = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs



# SN54S251 SN74S251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 7 V
Input voltage	 5.5 V
Off-state output voltage	 5.5 V
Operating free-air temperature range: SN54S251	 125°C
SN74S251	 70°C
Storage temperature range	 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	S	N54S25	51		N74S2	51 <sub>-</sub>	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	- 5.5	4.75	5	5.25	V
High-level output current, IOH			-2			-6.5	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage					2			V
VIL	Low-level input voltage							0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	11:	= −18 mA				-1.2	٧
	IP. b. I. al. al. al. al. al. al. al. al. al. al	V <sub>CC</sub> = MIN,	VII	4 = 2 V,	SN545'	2.4	3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V,	101	H = MAX	SN745'	2.4	3.2		ľ
.,		V <sub>CC</sub> = MIN,	VII	4 = 2 V,		1		0.5	v
VOF	Low-level output voltage	ν <sub>1L</sub> = 0.8 V, ι <sub>OL</sub> = 20 mA					0.5	ľ	
	04 /	V <sub>CC</sub> = MAX,		Vo = 2.4 V	*	1		50	μА
loz	Off-state (high-impedance-state) output current	V <sub>IH</sub> = 2 V		V <sub>O</sub> = 0.5 V				-50	μΑ.
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	VI	= 5.5 V				1	mA
Чн	High-level input current	VCC = MAX,	Vı	= 2.7 V	<b>*</b>			50	μА
IIL.	Low-level input current	V <sub>CC</sub> = MAX,	VI	= 0.5 V	-			-2	mA .
los	Short-circuit output current	V <sub>CC</sub> = MAX				-40		-100	mA
	61	V <sub>CC</sub> = MAX,	All	inputs at 4.5 V,		T	55	85	mA
cc	Supply current	All outputs ope	n				99	00	IIIA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  $^{\ddagger}_{CC}$  AII typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25° C.



<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## SN54S251 SN74S251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN T	P MAX	UNIT
<sup>t</sup> PLH	A, B, or C	Y		1	2 18	ns
tPHL	(4 levels)	· ·		1	3 19.5	] ""
<sup>t</sup> PLH	A, B, or C	w	CL = 15 pF,	1	0 15	ns
tPHL.	(3 levels)	**	RL = 280 Ω,		9 13.5	<u> 1 ""                                  </u>
<sup>t</sup> PLH	Any D	Υ	See Note 2		8 12	ns
<sup>t</sup> PHL	Any	,			8 12	] "
<sup>t</sup> PLH	Any D	w		4.	5 7	ns
<sup>t</sup> PHL	Any	"		4	5 7	] "
<sup>t</sup> PZH	G	Y	C <sub>L</sub> = 50 pF,	1	3 19.5	ns
<sup>t</sup> PZL	٦ ٥	•	$R_L = 280 \Omega$ ,	1	4 21	] ""_
<sup>t</sup> PZH	<u> </u>	w	See Note 2	1	3 19.5	ns
tPZL	- G	l vv	See Note 2	1	4 21	] "
<sup>†</sup> PHZ	G	Υ	C <sub>L</sub> = 5 pF,	5	5 8.5	ns
tPLZ	- G	1	_		9 14	] "
<sup>t</sup> PHZ	G	w	R <sub>L</sub> = 280 Ω, See Note 2	5	5 8.5	ns
tPLZ	7 '	l vv	See Note 2		9 14	7 ''``

†tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpZH = Output enable time to high level


tpZL = Output enable time to low level


tPHZ = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





www.ti.com

11-Nov-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
7601601EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J
7601601FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W
JM38510/30905BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30905BEA
JM38510/30905BEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30905BEA
M38510/30905BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30905BEA
SN54LS251J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS251J
SN54LS251J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS251J
SN74LS251D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	LS251
SN74LS251DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251
SN74LS251DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251
SN74LS251N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS251N
SN74LS251N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS251N
SN74LS251NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS251N
SN74LS251NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS251
SN74LS251NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS251
SNJ54LS251FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 251FK
SNJ54LS251FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 251FK
SNJ54LS251J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J
SNJ54LS251J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J
SNJ54LS251W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W
SNJ54LS251W.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W

11-Nov-2025

www.ti.com

- (1) Status: For more details on status, see our product life cycle.
- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS251, SN74LS251:

Catalog: SN74LS251

Military: SN54LS251

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS251DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS251NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS251DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LS251NSR	SOP	NS	16	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
7601601FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS251N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS251N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS251N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS251N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS251NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS251NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS251FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS251FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS251W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS251W.A	W	CFP	16	25	506.98	26.16	6220	NA



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025