- All Outputs Are High for Invalid Input Conditions
- Also for Application as
 4-Line-to-16-Line Decoders
 3-Line-to-8-Line Decoders
- Diode-Clamped Inputs

	TYPICAL	TYPICAL
TYPES	POWER	PROPAGATION
	DISSIPATION	DELAYS
'42A	140 mW	17 ns
'LS42	35 mW	17 ns

description


testing of all parameters.

These monolithic BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.


The '42A and 'LS42 feature inputs and outputs that are compatible for use with most TTL and other saturated low-level logic circuits. DC noise margins are typically one volt.

The SN5442A and SN54LS42 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN7442A and SN74LS42 are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN5442A, SN54LS42...J OR W PACKAGE SN7442A...N PACKAGE SN74LS42...D OR N PACKAGE (TOP VIEW)




SN54LS42 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





Pin numbers shown are for D, J, N, and W packages.




schematics of inputs and outputs









SDLS109 - MARCH 1974 - REVISED MARCH 1988

FUNCTION TABLE

NO.		BCD I	NPUT					DECI	MAL (OUTPU	Т			
NO.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	н
1	L	L	L	н	Н	L	Н	н	Н	Н	Н	Н	Н	н
2	L	Ĺ	Н	L	н	Н	L	Н	Н	Н	Н	Н	Н	н
3	L	L	Н	н	н	Н	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	н	Н	н	Н	н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	н	L	Н	н	н	Н	Н	н	Н	Н	Н	Н	Н	Н
Į	н	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
INVALID	Н	Н	L	Н	н	Н	н	Н	Н	Н	Н	Н	Н	Н
=	н	Н	Н	L	н	Н	н	н	Н	Н	н	Н	Н	Н
	н	Н	Н	Н	н	Н	. H	Н	Н	<u>H</u>	Н	Н	Н	Н

H = high level, L = low level

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage: '42A	٧
'LS42 7	٧
Operating free-air temperature range: SN5442A, SN54LS4255°C to 125°	,C
SN7442A, SN74LS42 0°C to 70°	,C
Storage temperature range	,C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

		SN5442	Α	SN7442A		UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			800	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN5442A				SN7442	A	UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	1
V_{IH}	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
v _{он}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
Ч	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ΊΗ	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40			40	μΑ
HL	Low level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6			-1.6	mA
Ios	Short-circuit output current §	V _{CC} = MAX	-20		-55	-18		-55	mA
Icc	Supply current	V _{CC} = MAX, See Note 2		28	41		28	56	mA

[†]For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with all outputs open and all inputs grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Propagation delay time, high-to-low-level			14	25	ns
†PHL	output from A, B, C, or D through 2 levels of logic			17	25	113
•=	Propagation delay time, high-to-low-level	C ₁ = 15 pF,		17	30	ns
tPHL	output from A, B, C, or D through 3 levels of logic	$R_1 = 400 \Omega$			30	113
*****	Propagation delay time, low-to-high-level	See Note 3		10	25	ns
tPLH	output from A, B, C, and D through 2 levels of logic	See Note 3			25	113
	Propagation delay time, low-to-high-level	7		17	30	ns
^t PLH	output from A, B, C, and D through 3 levels of logic			.,	30	''3

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

[§] Not more than one output should be shorted at a time.

SN5442A, SN54LS42, SN7442A, SN74LS42 **4-LINE BCD TO 10-LINE DECIMAL DECODERS**

SDLS109 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	S	N54LS4	12	S	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		ST CONDITIO	anct.	S	N54LS4	12	S	N74LS4	2	
	PARAMETER	1 E3	SI CONDITIC)NS'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			٧
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _J = -18 mA				-1.5			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400	μΑ	2.5	3.5		2.7	3.5		v
VOL	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		V _{IL} = V _{IL} max		I _{OL} = 8 mA					0.35	0.5	v
П	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
ΉΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μА
IL	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2			7	13		7	13	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2. I_{CC} is measured with all outputs open and inputs grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL.	Propagation delay time, high-to-low-level			15	25	ns
	output from A, B, C, or D through 2 levels of logic			13		
	Propagation delay time, high-to-low-level	C - 15 mE		20	30	
tPH L	output from A, B, C, or D through 3 levels of logic	$C_L = 15 pF$, $R_l = 2 k\Omega$,		20		ns
ļ	Propagation delay time, low-to-high-level	n[= 2 ks, See Note 3		45	25	
tPLH	output from A, B, C, and D through 2 levels of logic	See Note 3		15	25	ns
to	Propagation delay time, low-to-high-level				30	
tPLH	output from A, B, C, and D through 3 levels of logic			20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74LS42D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS42
SN74LS42D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS42
SN74LS42N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS42N
SN74LS42N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS42N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS42D	D	SOIC	16	40	507	8	3940	4.32
SN74LS42D.A	D	SOIC	16	40	507	8	3940	4.32
SN74LS42N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS42N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS42N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS42N.A	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025