- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


#### description

The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function  $Y = \overline{AB + CD}$ .


The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions  $1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$  and  $2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$ .

The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0°C to 70°C.

#### logic diagrams




SN5451 . . . J PACKAGE SN54S51 . . . J OR W PACKAGE SN7451 . . . N PACKAGE SN74S51 . . . D OR N PACKAGE (TOP VIEW)



# SN5451 . . . W PACKAGE (TOP VIEW)

ī	U 14	] 1D
2	13	] 1C
3	12	D 1Y
4	11	☐ GND
5	10	] 2Y
6	9	2D
7	8	] 2C
	3 4 5	3 12 4 11 5 10 6 9


SN54LS51 . . . J OR W PACKAGE SN74LS51 . . . D OR N PACKAGE (TOP VIEW)




NC- No internal connection
NU - Make no external connection



# SN54S51 . . . FK PACKAGE (TOP VIEW)




# SN54LS51 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection
NU - Make no external connection

#### logic symbols†



positive logic:  $Y = \overline{AB + CD}$ 




#### positive logic:

$$1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$$


$$2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$$


<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### schematics









#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1): '	51, 'LS51, 'S51	7 V
Input voltage: '51, 'S51		5.5 V
′LS51		7 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



#### recommended operating conditions

			SN5451		SN7451			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			- 0.4			- 0.4	mA
loL	Low-level output current			16			16	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T. 0.10 .		SN5451			SN7451	-	UNIT
PARAMETER	т	EST CONDI	TIONS †	MIN	TYP‡	MAX	MIN	TYP ‡	MAX	UNII
VIK	V <sub>CC</sub> = MIN, I <sub>1</sub> =	- 12 mA				<b>–</b> 1.5			1.5	٧
Voн		= 0.8 V,	I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		>
VOL	V <sub>CC</sub> = MIN, V <sub>II</sub>	₁ = 2 V,	I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	>
l <sub>l</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 5.5 V				1			1	mA
ЧН	V <sub>CC</sub> = MAX, V <sub>1</sub>	= 2.4 V				40			40	μΑ
I <sub>I</sub> L	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 0.4 V				<b>–</b> 1.6			<b>– 1.6</b>	mA
1088	V <sub>CC</sub> = MAX	<u> </u>		- 20		- 55	- 18		- 55	mA
<sup>1</sup> ССН	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 0 V			4	8		4	8	mA
ICCL	V <sub>CC</sub> = MAX, See	Note 2			7.4	14		7.4	14	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A	~	B. = 400 O	C <sub>1</sub> = 15 pF		13	22	ns
tPHL	Any	1	R <sub>L</sub> = 400 Ω,	C[ - 15 pr		8	15	115

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 $^{\circ}$ C. § Not more than one output should be shorted at a time.

#### recommended operating conditions

			N54LS	51		SN74LS	51	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.7			8.0	V
10Н	High-level output current			-0.4			-0.4	mA
loL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752		TEOT 00415	UZIONO A	S	N54LS	51	S	N74LS	51	UNIT
PARAMETER		TEST COND	II I I ONS T	MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				<b>– 1.</b> 5			<b>– 1.5</b>	· V
Voн	V <sub>CC</sub> = MIN,	VIL = MAX,	I <sub>OH</sub> = - 0.4 mA	2.5	3.4		2.7	3.4		>
V	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 8 mA					0.35	0.5	· ·
lj	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA
IН	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μΑ
lı.	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA
IOS§	V <sub>CC</sub> = MAX			- 20		100	- 20		100	mA
Іссн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0 V			8.0	1.6		8.0	1.6	mA
ICCL	V <sub>CC</sub> = MAX,	See Note 2			1,4	2.8		1.4	2.8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	IDITIONS	MIN TYP	MAX	UNIT
tPLH		V	D210	C15 pc	12	20	ns
tPHL	Any	Y	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 15 pF	12.5	20	กร

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### recommended operating conditions

			SN54S5	1		SN74S5	1	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
Іон	High-level output current			-1			- 1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54S5	1		SN74S5	1	UNIT
PARAMETER		TEST COND	ITIONS †	MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				1.2			1.2	V
Voн	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.7	3.4		V
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 20 mA			0.5			0.5	V
Ц	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
ЧН	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				50			50	μΑ
I <sub>Ι</sub> Ε	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V				-2			-2	mA
loss	V <sub>CC</sub> = MAX			- 40		- 100	40		100	mA
<sup>1</sup> ссн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0 V			8.2	17.8		8.2	17.8	mA
ICCL	V <sub>CC</sub> = MAX,	See Note 2			13.6	22		13.6	22	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN TYP	MAX	UNIT
tPLH			D - 200 C	C = 15 oF	3.5	5.5	ns
tPHL	_		R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 15 pF	3.5	5.5	ns
<sup>t</sup> PLH	Any	Y	R <sub>L</sub> = 280 Ω,	C <sub>1</sub> = 50 pF	5		ns
t <sub>PHL</sub>			L 200 ts,	o <u>r</u> 00 h.	5.5		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.





www.ti.com 1-May-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/00502BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 00502BCA
JM38510/07401BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07401BCA
JM38510/07401BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07401BDA
JM38510/30401BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30401BCA
JM38510/30401BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30401BCA
SN5451J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5451J
SN5451J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5451J
SN54LS51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS51J
SN54LS51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS51J
SN54S51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S51J
SN74LS51D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	0 to 70	LS51
SN74LS51D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	0 to 70	LS51
SN74LS51DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51
SN74LS51DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51
SN74LS51N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS51N
SN74LS51N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS51N
SN74LS51NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS51
SN74LS51NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS51
SN74S51D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S51
SN74S51D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S51
SN74S51N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S51N
SN74S51N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S51N
SNJ5451J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5451J
SNJ5451J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5451J
SNJ5451W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5451W



www.ti.com 1-May-2025

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
•	,	( )			(-,	(4)	(5)		(-)
SNJ5451W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5451W
SNJ54LS51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS51J
SNJ54LS51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS51J
SNJ54LS51W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS51W
SNJ54LS51W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS51W
SNJ54S51FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S
									51FK
SNJ54S51J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S51J

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 1-May-2025

#### OTHER QUALIFIED VERSIONS OF SN54LS51, SN54S51, SN74LS51, SN74S51:

● Catalog : SN74LS51, SN74S51

• Military : SN54LS51, SN54S51

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS51DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS51NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 7-Dec-2024



#### \*All dimensions are nominal

Device Package Typ		Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74LS51DR	SOIC	D	14	2500	356.0	356.0	35.0	
SN74LS51NSR	SOP	NS	14	2000	356.0	356.0	35.0	



www.ti.com 7-Dec-2024

**PACKAGE MATERIALS INFORMATION** 

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
JM38510/07401BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/07401BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS51N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS51N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S51D	D	SOIC	14	50	506.6	8	3940	4.32
SN74S51N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S51N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ5451W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS51W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54S51FK	FK	LCCC	20	55	506.98	12.06	2030	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated