SDLS005 - D2747, JUNE 1983 - REVISED MARCH 1988

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Choice of Output Configurations:

'LS594 ... Buffered

'LS599 ... Open-Collector


- Guaranteed Shift Frequency: DC to 20 MHz
- Independent Direct-Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers

description


These devices each contain an 8-bit D-type storage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (Q_H ') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

SN54LS594, SN54LS599 . . . J OR W PACKAGE SN74LS594, SN74LS599 . . . N PACKAGE (TOP VIEW)




SN54LS594, SN54LS599 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

schematics of inputs and outputs



TEXAS INSTRUMENTS

SN54LS594, SN54LS599, SN74LS594, SN74LS599 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

SDLS005 - D2747, JUNE 1983 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_		a †		SN54LS	S'					
PARAMETER		1	TEST CONDITIONS †					MIN	TYP\$	MAX		
VIK		V _{CC} = MIN,	I _I = 18 mA				– 1.5			- 1.5	V	
	'LS594 Q	594 Q V _{CC} = MIN,		I _{OH} = - 1 mA	2,4	3.2						
Vон	200004 Q	V _{II} = MAX	VIH - 2 V,	I _{OH} = 2.6 mA				2.4	3.1	V		
	QH'			I _{OH} = - 1 mA	2.4	3.2		2.4	3.2			
Іон	'LS599 Q	V _{CC} = MIN, V _{OH} = 5.5 V	V _{IH} = 2 V,	V _{1L} = MAX,			0.1			0.1	mA	
V _{OL}	Q			I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V	
	L u	V _{CC} = MIN,		I _{OL} = 24 mA					0.35	0.5		
	QH'	VIL = MAX		IOL = 8 mA		0.25	0.4		0.25	0.4	ľ	
	∽ n			I _{OL} = 16 mA					0.35	0.5		
l ₁		V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA	
ΊΗ	_	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μΑ	
1	SER	V _{CC} = MAX,	V. = 0.4 V	(; = 0.4)/			- 0.4			- 0.4	mA	
111.	All others	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V - 0.4 V				- 0.2			- 0.2	111/	
loo8	'LS594 Q	V _{CC} = MAX,	Vo = 0		- 30		- 130	- 30		– 130	mA	
los§	QH'	YCC - WAX,	VO - 0		- 20		– 100	- 20		– 100	111/4	
lasu	'LS594	V _{CC} = MAX,				34	50		34	50	^	
ICCH	'LS599	All possible inp	uta aroundad			30	45		30	45	mA	
looi	'LS594	All outputs ope	= '			42	65		42	65	^	
CCL	'LS599		711	י ו		38	55		38	55	mA	


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, (see note 3)

DADAMETED	FROM	TO	TF0T 00		'LS594			'LS599			
PARAMETER	(INPUT)	(OUTPUT)	IESI CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	SRCKt	Q _H ′	$R_1 = 1 k\Omega$,	C _I = 30 pF		12	18		12	18	ns
t _{PHL}	on on		N 1 K22,	o[- 30 bi		15	23		17	25	ns
tPLH	RCKt	Q _A thru Q _H	$R_1 = 667 \Omega$,	C _L = 45 pF		12	18		28	42	ns
tPHL	HOKI	QA UNG QH	n 00 / 12,			20	30		24	35	ns
tPHL	SRCLR↓	QH'	$R_L = 1 k\Omega$,	C _L = 30 pF		22	33		24	35	ns
t _{PHL}	RCLR	Q _A thru Q _H	$R_L = 667 \Omega$,	C _L = 45 pF		38	57		40	60	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		 7 V
Input voltage		 7 V
Off-state output voltage		 5.5 V
Operating free-air temperature range	SN54LS594, SN54LS599.	 - 55°C to 125°C
	SN74LS594, SN74LS599.	 0°C to 70°C
Storage temperature range		 -65°C to 150 °C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions


				SN54L	S'		SN74L	3'	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	CIVII	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.8	٧	
V _{OH}	High-level output voltage	Q _A thru Q _H , 'LS599 only		-	5.5			5.5	V	
la	High-level output current	QH'	1		_ 1		•	-1		
ЮН	nign-ievei output current	Q _A thru Q _H , 'LS594 only	1		- 1			- 2.6	mA	
la.	Low-level output current	QH'			8			16	mA	
OL	Low-level output current	Q			12			24		
fSRCK	Shift clock frequency	0		20	0		20	MHz		
fRCK	Register clock frequency				25	0		25	MHz	
tw(SRCK)	Duration of shift clock pulse					25			ns	
tw(RCK)	Duration of register clock pu	ilse	20			20			ns	
tw(SRCLR)	Duration of shift clear pulse,	low level	20			20			ns	
tw(RCLR)	Duration of register clear pu	ise, low level	35			35			ns	
		SRCLR inactive before SRCK1	20			20				
		SER before SRCK1	20			20			ns	
t _{su}	Setup time	SRCK1 before RCK1 (see Note 2)	40			40				
		SRCLR low before RCK1				40			Ì	
		RCLR high before RCK1	20			20				
th	Hold time	SER after SRCK1	0	_		0			ns	
TA	Operating free-air temperature		- 55		125	0		70	°C	

NOTE 2: This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together, in which case the storage register state will be one clock pulse behind the shift register.



SDLS005 - D2747, JUNE 1983 - REVISED MARCH 1988

logic diagram (positive logic)





Pin numbers shown are for J, N, and W packages.






TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS594NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS594NSR	SO	NS	16	2000	346.0	346.0	33.0

11-Nov-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LS594N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS594N
SN74LS594N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS594N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS594N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS594N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS594N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS594N.A	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025