SDLS186 - JANUARY 1980 - REVISED MARCH 1988

- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Output Circuitry
- Highly Stable Operation over Specified Temperature and/or Supply Voltage Ranges

DEVICE	SIMILAR	NUMBER	COMP'L	ENABLE	RANGE	В
TYPE	то	VCO's	Z OUT	ENABLE	INPUT	R <sub>ext</sub>
'LS624	'LS324	single	yes	yes	yes	no
'LS625	'LS325	dual	yes	no	no	no
'LS626	'LS326	dual	yes	yes	no	no
'LS627	'LS327	dual	no	no	no	no
'LS628	'LS324	single	yes	yes	yes	yes
'LS629	'LS124	dual	no	yes	yes	no

#### description

These voltage-controlled oscillators (VCOs) are improved versions of the original VCO family: SN54LS124, SN54LS324 thru SN54LS327, SN74LS124, and SN74LS324 thru SN74LS327. These new devices feature improved voltage-to-frequency linearity, range, and compensation. With the exception of the 'LS624 and 'LS628, all of these devices feature two independent VCOs in a single monolithic chip. The 'LS624, 'LS625, 'LS626, and 'LS628 have complementary Z outputs. The output frequency for each VCO is established by a single external component (either a capacitor or crystal) in combination with voltage-sensitive inputs used for frequency control and frequency range. Each device has a voltage-sensitive input for frequency control; however, the 'LS624, 'LS628, and 'LS629 devices also have one for frequency range. (See Figures 1 thru 6).

The 'LS628 offers more precise temperature compensation than its 'LS624 counterpart. The 'LS624 features a 600 ohm internal timing resistor. The 'LS628 requires a timing resistor to be connected externally across R<sub>ext</sub> pins. Temperature compensation will be improved dur to the temperature coefficient of the external resistor.

Figure 3 and Figure 6 contain the necessary information to choose the proper capacitor value to obtain the desired operating frequency.

A single 5-volt supply can be used: however, one set of supply voltage and ground pins ( $V_{CC}$  and GND) is provided for the enable, synchronization-gating, and output sections, and a separate set (OSC  $V_{CC}$  and OSC GND) is provided for the oscillator and associated frequency-control circuits so that effective isolation can be accomplished in the system. For operation of frequencies greater than 10 MHz, it is recommended that two independent supplies be used. Disabling either VCO of the 'LS625 and 'LS625 and 'LS627 can be achieved by removing the appropriate OSC  $V_{CC}$ . An enable input is provided on the 'LS624, 'LS626, 'LS628, and 'LS629. When the enable input is low, the output is enabled: when the enable input is high, the internal oscillator is disabled, Y is high, and Z is low. Caution! Crosstalk may occur in the dual devices ('LS625, 'LS626, 'LS627 and 'LS629) when both VCOs are operated simultaneously. To minimize crosstalk, either of the following are recommended: (A) If frequencies are widely separated, use a 10- $\mu$ h inductor between  $V_{CC}$  pins. (B) If frequencies are closely spaced, use two separate  $V_{CC}$  supplies or place two series diodes between the  $V_{CC}$  pins.


The pulse-synchronization-gating section ensures that the first output pulse is neither clipped nor extended. The duty cycle of the square-wave output is fixed at approximately 50 percent.

The SN54LS624 thru SN54LS629 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74LS624 thru SN74LS629 are characterized for operation from 0 °C to 70 °C.




SDLS186 - JANUARY 1980 - REVISED MARCH 1988






#### SN54LS625 . . . J OR W PACKAGE SN74LS625 . . . D OR N PACKAGE (TOP VIEW)




### SN54LS626 . . . J OR W PACKAGE SN74LS626 . . . D OR N PACKAGE (TOP VIEW)




NC - No internal connection


# SN54LS624 . . . FK PACKAGE (TOP VIEW)



# SN54LS625 . . . FK PACKAGE (TOP VIEW)




# SN54LS626 . . . FK PACKAGE (TOP VIEW)







SN54LS627 . . . J OR W PACKAGE SN74LS627 . . . D OR N PACKAGE (TOP VIEW)



SN54LS628 . . . J OR W PACKAGE SN74LS628 . . . D OR N PACKAGE (TOP VIEW)




SN54LS629 . . . J OR W PACKAGE SN74LS629 . . . D OR N PACKAGE (TOP VIEW)




NC-No internal connection






# SN54LS628 . . . FK PACKAGE (TOP VIEW)




# SN54LS629 . . . FK PACKAGE (TOP VIEW)






SDLS186 - JANUARY 1980 - REVISED MARCH 1988

### logic diagram (positive logic)



#### logic symbols†




<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



SDLS186 - JANUARY 1980 - REVISED MARCH 1988

### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Notes 1 and	d 2) .				 						. 7 V
Input voltage: Enable input†					 						.7V
Frequency control or	range inpu	ıt‡			 						Vcc
Operating free-air temperature range:	SN54LS'	Circuits	;		 				 -55	o°C to	125°C
	SN74LS'	Circuits	;		 					0°C t	o 70°C
Storage temperature range					 		 		 -65	°C to	150°C

<sup>†</sup> The enable input is provided only on the 'LS624, 'LS626, 'LS628, and 'LS629.

NOTE: 1. Voltage values are with respect to the appropriate ground terminal.



<sup>‡</sup> The range input is provided only on 'LS624, 'LS628, and 'LS629.

<sup>2.</sup> Throughout the data sheet, the symbol V<sub>CC</sub> is used for the voltage applied to both the V<sub>CC</sub> and OSC V<sub>CC</sub> terminals, unless otherwise noted.

# SN54LS624 THRU SN54LS629, SN74LS624 THRU SN74LS629 VOLTAGE-CONTROLLED OSCILLATORS

SDLS186 - JANUARY 1980 - REVISED MARCH 1988

#### recommended operating conditions

		3'	:	LINIT			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Input voltage at frequency control or range input, V <sub>I(freq)</sub> or V <sub>I(rng)</sub>	0		5	0		5	V
High-level output current, IOH			-1.2			-1.2	mA
Low-level output current, IOL			12			24	mA
Output frequency, fo	1			1			Hz
Output frequency, 10	1		20			20	MHz
Operating free-air temperature, TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAME	TED	7507	CONDITION	et		SN54LS			SN74LS	′	
	TANAME	IER	1531	COMBITTON	<b>5</b> ·	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu voltage at ena					2			2			V
VIL	Low-level inpu voltage at ena							0.7			0.8	V·
VIK	Input clamp vo	oltage at enable#	VCC = MIN,	$I_1 = -18 \text{ mA}$				-1.5			-1.5	V
Vон	High-level outp	out voltage	Vcc = MIN EN at VIII may			2.5	3.4		2.7	3.4		٧
VOL	Low-level outp	ut voltage	VCC = MIN, EN at V <sub>IL</sub> max,	See Note 3	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25 0.35	0.5	٧
11	Input current	Freq control or range¶	V <sub>CC</sub> = MAX		V <sub>1</sub> = 5 V V <sub>1</sub> = 1 V		50 10	250 50		50 10	250 50	μА
ij	Input current at maximum input voltage	Enable#	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0,2			0.2	mA
ЧΗ	High-level input current	Enable#	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				40			40	μА
IJĽ	Low-level input current	Enable#	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				-0.8			-0.8	mA
los	Short-circuit or	utput current §	V <sub>CC</sub> = MAX	,		-40		-225	-40		-225	mA
					'LS624		20	35		20	35	
			V <sub>CC</sub> = MAX,		'LS625		'35	55		35	55	]
lcc	Supply current		Enable# = 4.5 V		'LS626		35	55		35	55	mA
.00	VCC and OSC	ISC V cc pins I	See Note 4		'LS627		35	55		35	55	I MA
	l°	See NOTE 4		'LS628	ļ	20	35		20	35	]	
				'LS629		35	55		35	55		

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

 $<sup>\</sup>P$ The range input is provided only on the 'LS624, 'LS628, and 'LS629.

<sup>\*</sup>The enable input is provided only on the 'LS624, 'LS626, 'LS628, and 'LS629.

NOTES: 3.  $V_{OH}$  for Y outputs and  $V_{OL}$  for Z outputs are measured while enable inputs are at  $V_{IL}$  MAX, with individual 1-k $\Omega$  resistors connected from CX1 to VCC and from CX2 to ground. The resistor connections are reversed for testing VOH for Z outputs and VOL for Y inputs.

<sup>4.</sup> For 'LS624, 'LS626, 'LS628, and 'LS629, ICC is measured with the outputs disabled and open. For 'LS625 and 'LS627, ICC is measured with one OSC VCC = MAX, and with the other OSC VCC and outputs open.

SDLS186 - JANUARY 1980 - REVISED MARCH 1988


# switching characteristics, V<sub>CC</sub> = 5 V (unless otherwise noted), R<sub>L</sub> = 667 $\Omega$ , C<sub>L</sub> = 45 pF, T<sub>A</sub> = 25 °C

İ	PARAMETER TEST CONDITIONS				'LS624, 'LS628, 'LS629			'LS625, 'LS626, 'LS627			
			MIN TYP MAX MIN					TYP	MAX	UNIT	
			$V_{1(freq)} = 5 V, V_{1(rng)} = 0 V$	15	20	25					
fo	Output frequency	C <sub>ext</sub> = 50 pF	$V_{I(freq)} = 1 V, V_{I(rng)} = 5 V$	1.1	1.6	2.1				1	
"	- atput modulity	Sext Sob.	V <sub>i(freq)</sub> = 5 V		*************		7	9.5	12	MHz	
			$V_{1(freq)} = 0 V$				0.9	1.2	1.5	1	

### TYPICAL CHARACTERISTICS


'LS624, 'LS628, 'LS629 OUTPUT FREQUENCY

FREQUENCY-CONTROL INPUT VOLTAGE†



'LS624, 'LS628, 'LS629 OUTPUT FREQUENCY

FREQUENCY-CONTROL INPUT VOLTAGE†



†Due to the effects of stray capacitance the output frequency may be unstable when the frequency control voltage is less than 1 volt.

#### TYPICAL CHARACTERISTICS

10-5

**OUTPUT FREQUENCY** EXTERNAL CAPACITANCE 100 M VCC = 5 V ₩ 10 M  $T_A = 25^{\circ}C$ -Output Frequency 1 M 100 K 10 k 1 k 100 ٩ 10

'LS624, 'LS628, 'LS629


Cext - External Capacitance - F FIGURE 3

'LS625, 'LS626, 'LS627

10-11 10-10 10-9 10-8 10-7 10-6


**OUTPUT FREQUENCY** 

FREQUENCY-CONTROL INPUT VOLTAGE




'LS625, 'LS626, 'LS627 **OUTPUT FREQUENCY** 

FREQUENCY-CONTROL INPUT VOLTAGE †



'LS625, 'LS626, 'LS627


**OUTPUT FREQUENCY** 



† Due to the effects of stray capacitance the output frequency may be unstable when the frequency control voltage is less than 1 volt.



### TYPICAL CHARACTERISTICS



### TYPICAL APPLICATIONS DATA




FIGURE A-PHASE-LOCKED LOOP.



www.ti.com

7-Nov-2025

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9204601M2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9204601M2A SNJ54LS 628FK
5962-9204601MCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9204601MC A SNJ54LS628J
81021012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	81021012A SNJ54LS 629FK
8102101EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101EA SNJ54LS629J
8102101FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101FA SNJ54LS629W
SN54LS628J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS628J
SN54LS628J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS628J
SN54LS629J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS629J
SN54LS629J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS629J
SN74LS624D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS624
SN74LS624D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS624
SN74LS624DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS624
SN74LS624DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS624
SN74LS624N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS624N
SN74LS624N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS624N
SN74LS624NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS624
SN74LS624NSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS624
SN74LS624NSRG4	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS624
SN74LS628D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS628
SN74LS628D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS628
SN74LS628DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS628
SN74LS628DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS628





7-Nov-2025 www.ti.com

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LS628N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS628N
SN74LS628N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS628N
SN74LS629D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS629
SN74LS629D.A	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS629
SN74LS629N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS629N
SN74LS629N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS629N
SNJ54LS628FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9204601M2A SNJ54LS 628FK
SNJ54LS628FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9204601M2A SNJ54LS 628FK
SNJ54LS628J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9204601MC A SNJ54LS628J
SNJ54LS628J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9204601M0 A SNJ54LS628J
SNJ54LS629FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	81021012A SNJ54LS 629FK
SNJ54LS629FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	81021012A SNJ54LS 629FK
SNJ54LS629J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101EA SNJ54LS629J
SNJ54LS629J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101EA SNJ54LS629J
SNJ54LS629W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101FA SNJ54LS629W
SNJ54LS629W.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8102101FA SNJ54LS629W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

### PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS628, SN54LS629, SN74LS628, SN74LS629:

Catalog: SN74LS628, SN74LS629

Military: SN54LS628, SN54LS629

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS624DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS624NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LS628DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS624DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LS624NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74LS628DR	SOIC	D	14	2500	353.0	353.0	32.0



www.ti.com 24-Jul-2025

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9204601M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
81021012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8102101FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS624D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS624D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS624N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS624N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS624N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS624N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS628D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS628D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS628N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS628N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS628N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS628N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS629D	D	SOIC	16	40	507	8	3940	4.32
SN74LS629D.A	D	SOIC	16	40	507	8	3940	4.32
SN74LS629N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS629N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS629N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS629N.A	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS628FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS628FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS629FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS629FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS629W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS629W.A	W	CFP	16	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




**INSTRUMENTS** www.ti.com

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025