







SN65LBC179A, SN75LBC179A

SLLS377E - MAY 2000 - REVISED JANUARY 2023

SNx5LBC179A Low-Power Differential Line Driver and Receiver Pairs

1 Features

- High-speed low-power LinBiCMOS™ circuitry designed for signaling rates⁽¹⁾ of up to 30 Mbps
- Bus-pin ESD protection exceeds 12 kV HBM
- Very low disabled supply-current requirements: 700 µA Max
- Common-mode voltage range of -7 V to 12 V
- Low supply current: 15 mA Max
- Compatible with ANSI standard TIA/EAI-485-A and ISO8482: 1987(E)
- Positive and negative output current limiting
- Driver thermal shutdown protection ¹

2 Description

The SN65LBC179A and SN75LBC179A differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that are compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E). The A version offers improved switching performance over its predecessors without sacrificing significantly more power.

The SN65LBC179A and SN75LBC179A combine a differential line driver and differential input line receiver and operate from a single 5-V supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off (V_{CC} = 0). These parts feature a wide positive and negative common-mode voltage range making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive- and negativecurrent limiting and thermal shutdown for protection from line fault conditions.

The SN65LBC179A is characterized over the industrial temperature range of -40°C to 85°C. The SN75LBC179A is characterized for operation over the commercial temperature range of 0°C to 70°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN65LBC179ASN75	D (SOIC)	4.9 mm x 3.91 mm
LBC179A	P (PDIP)	9.81 mm x 6.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.




Figure 2-1. Logic Diagram (Positive Logic)

^{1 (1)}Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit length, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.



Table of Contents

1 Features1	5.8 Receiver Switching Characteristics6
2 Description1	<u> </u>
3 Revision History2	6 Parameter Measurement Information10
4 Pin Configuration and Functions3	
5 Specifications4	7.1 Device Functional Modes12
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support13
5.2 Dissipation Ratings4	8.1 Receiving Notification of Documentation Updates 13
5.3 Recommended Operating Conditions4	8.2 Support Resources13
5.4 Thermal Information5	8.3 Trademarks13
5.5 Driver Electrical Characteristics5	8.4 Electrostatic Discharge Caution13
5.6 Driver Switching Characteristics6	8.5 Glossary13
5.7 Receiver Electrical Characteristics	9 Mechanical, Packaging, and Orderable Information 13

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (September 2011) to Revision E (January 2023)	Page
•	Changed the document to the latest TI format	
	Added the Thermal Information table	
	Changed the Typical Characteristics graphs	

С	hanges from Revision C (June 2001) to Revision D (September 2011)	Page
•	Added Receiver output current to the Abs Max Table	4
•	Changed ESD - All terminals, Class 3, A From: 4 kV To: 3 kV	4
•	Changed the D Output and R Output schematics	12



4 Pin Configuration and Functions

SN65LBC179AD (Marked as BL179A) SN65LBC179AP (Marked as 65LBC179A) SN75LBC179AD (Marked as LB179A) SN75LBC179AP (Marked as 75LBC179A) (TOP VIEW)




Table 4-1. Pin Functions

Name	Type	Description
V _{CC}	Supply	4.75V to 5.25V Supply
R	0	Receive data output
D	I	Driver data input
GND	GND	Device ground
Y	0	Digital bus output, Y (Complementary to Z)
Z	0	Digital bus output, Z (Complementary to Y)
В	I	Bus input, B (complementary to A)
Α	I	Bus input, A (complementary to B)
	V _{CC} R D GND Y Z B	V _{CC} Supply R O D I GND GND Y O Z O B I



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
V _{CC}	Supply voltage range ⁽²⁾		–0.3 V to 6 V
	Voltage range	A, B, Y, or Z ⁽²⁾	–10 V to 15 V
	voltage range	D or R ⁽²⁾	–0.3 V to V _{CC} + 0.5 V
Io	Receiver output current		±20 mA
	·	Bus terminals and GND, Class 3, A ⁽³⁾	12 kV
	Electrostatic discharge	Bus terminals and GND, Class 3, B ⁽³⁾	400 V
	Electrostatic discharge	All terminals, Class 3, A	3 kV
		All terminals, Class 3, B	400 V
	Continuous total power di	ssipation ⁽⁴⁾	Internally limited
	Total power dissipation		See Dissipation Rating Table

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1100 mW	8.08 mW/°C	640 mW	520 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V_{IH}	High-level input voltage	D	2		V _{CC}	V
V _{IL}	Low-level input voltage	D	0		0.8	V
V _{ID}	Differential input voltage ⁽¹⁾		-12 ⁽²⁾		12	V
Vo						
VI	Voltage at any bus terminal (separately or common-mode)	A, B, Y, or Z	-7		12	V
V_{IC}						
	Lligh level output ourrent	Y or Z	-60			A
I _{OH}	High-level output current	R	-8			mA
	Lour lovel output ourrent	Y or Z			60	
l _{OL}	Low-level output current	R		-7 12 -60 -8 -8 60 8 40 85	mA	
_		SN65LBC179A	-40		85	••
T_A	Operating free-air temperature	SN75LBC179A	0		70	°C
			1			

⁽¹⁾ Differential input/output bus voltage is measured at the noninverting terminal with respect to the inverting terminal.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to GND.

³⁾ Tested in accordance with MIL-STD-883C, Method 3015.7

⁽⁴⁾ The maximum operating junction temperature is internally limited. Uses the dissipation rating table to operate below this temperature.

⁽²⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	P (PDIP)	D (SOIC) SN65 Device	D (SOIC) SN75 Device	UNIT
			8-Pins	8-Pins	
R _{0JA}	Junction-to-ambient thermal resistance	65.7	116.7	110	°C/W
R _{θJC(top)}	Junction-to-case thermal resistance	54.7	56.3	44.1	°C/W
R _{0JB}	Junction-to-board thermal resistance	42.1	63.4	53.5	°C/W
Ψ лт	Junction-to-top characterization parameter	23	8.8	4.8	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	41.7	62.2	52.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application

5.5 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA		-1.5	-0.8		V
		D = 54 O See Figure 6.4	SN65LBC179A	1	1.5	3	V
N/ 1	Differential output voltage	$R_L = 54 \Omega$, See Figure 6-1	SN75LBC179A	1.1	1.5	3	V
V _{OD}	Differential output voltage	$R_L = 60 \Omega, -7 < V_{(tot)} < 12,$	SN65LBC179A	1	1.5	3	V
		See Figure 6-2	SN75LBC179A	1.1	1.5	3	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽²⁾	See Figure 6-1 and Figure 6	6-2	-0.2		0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage			1.8	2.4	2.8	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage ⁽²⁾	- See Figure 6-1	See Figure 6-1			0.1	V
Io	Output current with power off	V _{CC} = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$	-10	±1	10	μA
I _{IH}	High-level input current	V _I = 2.V		-100			μA
I _{IL}	Low-level input current	V _I = 0.8 V		-100			μA
I _{OS}	Short-circuit output current	-7 V ≤ V _O ≤ 12 V		-250	±70	250	mA
I _{CC}	Supply current	No load,	V _I = 0 or V _{CC}		8.5	15	mA

All typical values are at V_{CC} = 5 V, T_A = 25°C. $\Delta \mid V_{OD} \mid$ and $\Delta \mid V_{OC} \mid$ are the changes in the steady-state magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.



5.6 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2	6	12	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2	6	12	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3		0.3	1	ns
t _r	Differential output signal rise time		4	7.5	11	ns
t _f	Differential output signal fall time		4	7.5	11	ns

5.7 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	I _O = -8 mA				0.2	V
V _{IT} _	Negative-going input threshold voltage	I _O = 8 mA		-0.2			V
V_{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	10 - 0 IIIA			50		mV
V _{OH}	High-level output voltage	V_{ID} = 200 mV, I_{OH} = -8 mA,	See Figure 6-1	4	4.9		V
V _{OL}	Low-level output voltage	V _{ID} = -200 mV, I _{OL} = 8 mA, See Figure 6-1			0.1	0.8	V
		V _{IH} = 12 V, V _{CC} = 5 V			0.4	1	
1.	Bus input current	V _{IH} = 12 V, V _{CC} = 0	Other input at 0 V		0.5	1	mA
11	Bus input current	V _{IH} = -7 V, V _{CC} = 5 V	-0.4		ША		
		$V_{IH} = -7 \text{ V}, V_{CC} = 0$		-0.8	-0.3		

5.8 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		7	13	20	ns
t _{PHL}	Propagation delay time, high-to-low-level output	V _{ID} = -1.5 V to 1.5 V, See Figure 6-4	7	13	20	ns
t _{sk(p)}	Pulse skew (t _{PLH} – t _{PHL})	V _{ID} = -1.5 v to 1.5 v, See Figure 0-4		0.5	1.5	ns
t _r	Rise time, output			2.1	3.3	ns
t _f	Fall time, output	See Figure 6-4		2.1	3.3	ns



5.9 Typical Characteristics








Figure 5-1. Typical Waveform of Non-Return-To-Zero (NRZ), Pseudorandom Binary Sequence (PRBS)

Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable


TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard by definition.













6 Parameter Measurement Information




Figure 6-1. Driver V_{OD} and V_{OC}






Figure 6-2. Driver V_{OD} With Common-Mode Loading



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 O
- B. C_L includes probe and jig capacitance.

Figure 6-3. Driver Test Circuits and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
- B. CL includes probe and jig capacitance.

Figure 6-4. Receiver Test Circuit and Voltage Waveforms



7 Detailed Description

7.1 Device Functional Modes


7.1.1 FUNCTION TABLE

DRIVER			RECEIVER					
INPUT	INPUT OUTPUTS(1)		DIFFERENTIAL INPUTS A – B	OUTPUT R				
b	Y	Z	V _{ID} ≥ 0.2 V	Н				
Н	Н	L	-0.2 V < V _{ID} < 0.2 V	?				
L	L	Н	V _{ID} ≤ -0.2 V	L				
OPEN	Н	L	Open circuit	Н				

(1) H = high level, L = low level, ? = indeterminate

7.1.2 Schematics

Schematics of Inputs and Output





8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

LinBiCMOS[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 20-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
SN65LBC179ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL179A	Samples
SN65LBC179ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL179A	Samples
SN65LBC179AP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC179A	Samples
SN75LBC179ADR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	LB179A	
SN75LBC179AP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75LBC179A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 20-Aug-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC179ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN65LBC179ADR	SOIC	D	8	2500	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LBC179AP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75LBC179AP	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated