- **Drive Capability and Output Counts**
 - 80 mA (Current Sink) x 16 Bits
- **Constant Current Output Range**
 - 1 to 80 mA (Current Value Setting for All **Output Terminals Using External Resistor)**
- **Constant Current Accuracy**
 - $\pm 1\%$ (Typ)
 - ±4% (Max) (Maximum Error Between Bits, All Bits On)
- **Voltage Applied to Constant Current Output Terminal**
 - Minimum 0.6 V (Output Current 40 mA)
 - Minimum 1 V (Output Current 80 mA)
- **Data Input**
 - Clock Synchronized 1 Bit Serial Input
- **Data Output**
 - Clock Synchronized 1 bit Serial Output (With Timing Selection)
- Input/Output Signal Level . . . CMOS Level
- Power Supply Voltage . . . 4.5 V to 5.5V
- Maximum Output Voltage . . . 17 V (Max)
- Data Transfer Rate . . . 20 MHz (Max)
- **Operating Free-Air Temperature Range** -20°C to 85°C
- Available in 32 Pin HTSSOP DAP Package $(P_D=3.9 W,$ $T_{\Delta} = 25^{\circ}C$
- LOD Function . . . LED Open Detection (Error Signal Output at LED Disconnection)
- TSD Function . . . Thermal Shutdown (Turn **Output Off When Junction Temperature Exceeds Limit)**

DAP PACKAGE (TOP VIEW)

GND [1	\cup	32	vcc
BLANK [2		31	IREF
XLAT [3		30	SOMODE
SCLK [4		29	XDOWN
SIN [5		28	SOUT
PGND [6		27	PGND
OUT0 [7		26	OUT15
OUT1 [8		25	OUT14
PGND [9		24] PGND
OUT2 [10		23] OUT13
OUT3 [11		22] OUT12
OUT4 [12		21] OUT11
OUT5 [13		20] OUT10
PGND [14		19] PGND
OUT6 [15		18	OUT9
OUT7 [16		17	OUT8

description


The TLC5921 is a current-sink constant current driver incorporating shift register and data latch. The current value at constant current output can be set by one external register. The device also incorporates thermal shutdown (TSD) circuitry which turns constant current output off when the junction temperature exceeds the limit, and LED open detection (LOD) circuitry to report the LED was disconnected.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



equivalent input and output schematic diagrams





Terminal Functions

TER	MINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SIN	5	I	1 bit serial data input
SOUT	28	0	1 bit serial data output
SCLK	4	I	Clock input for data transfer. All the data in the shift register is shifted to MSB by 1 bit synchronizing to the rising edge of SCLK, and data at SIN is shifted to LSB at the same time. (Schmitt buffer input)
XLAT	3	-	Latch. When XLAT is high, data on shift register goes through latch. When XLAT is low, data is latched. Accordingly, if data on shift register is changed during XLAT high, this new value is latched (level latch). This terminal is internally pulled down with $100 \text{k}\Omega$.
SOMODE	30	Ι	Timing select for serial data output. When SOMODE is low, output data on SOUT is changed synchronizing to the rising edge of SCLK. When SOMODE is high, output data on SOUT is changed synchronizing to the falling edge of SCLK.
OUT0 – OUT15	7,8,10,11,12,13, 15,16,17,18,20, 21,22,23,25,26	0	Constant current output.
BLANK	2	I	Blank(Light off). When BLANK is high, all the output of constant current driver is turned off. When BLANK is low and data written to latch is 1, the corresponding constant current output turns on (LED on). This terminal is internally pulled up with $100k\Omega$.
IREF	31	I	Constant current value setting. LED current is set to desired value by connecting external resistor between IREF and GND. The 38 times current compared to current across external resistor sink on output terminal.
XDOWN	29	0	Error output. XDOWN is configured as open collector. It goes low when TSD or LOD functions.
VCC	32		Power supply voltage
GND	1		Ground
PGND	6,9,14,19,24,27		Ground for LED driver. (Internally connected to GND)
THERMAL PAD	package bottom		Heat sink pad. This pad is connected to the lowest potential to IC or thermal layer.

absolute maximum ratings (see Note 1)†

Supply voltage, V _{CC}	$\dots \dots -0.3 \text{ V to 7 V}$
Output current (dc), I _{O(LC)}	90 mA
Input voltage range, V _I	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output voltage range, V _{O(SOUT)} , V _{O(XDOWN)}	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output voltage range, V _{O(OUTn)}	– 0.3 V to 18 V
Storage temperature range, T _{stg}	40°C to 150°C
Continuous total power dissipation at (or below) T _A = 25°C	3.9 W
Power dissipation rating at (or above) T _A = 25°C	31.4 mW/°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND terminal.



recommended operating conditions

dc characteristics

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	V
Voltage applied to constant current output, VO	OUT0 to OUT15 off			17	V
High-level input voltage, VIH		0.8 VCC		VCC	V
Low-level input voltage, V _{IL}		GND		0.2 VCC	V
High-level output current, IOH	$V_{CC} = 4.5 \text{ V, SOUT}$			- 1	mΛ
Low-level output current, IOL	$V_{CC} = 4.5 \text{ V, SOUT, XDOWN}$			1	mA
Constant output current, IO(LC)	OUT0 to OUT15			80	mA
Operating free-air temperature range, TA		- 20		85	°C

ac characteristics, MIN/MAX: V_{CC} = 4.5 V to 5.5 V, T_A = -20 to 85°C TYP: V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
f	SCI K alaak fraguanay	At single operation			20	MHz	
fSCLK	SCLK clock frequency	At cascade operation (SOMODE = L)			15	IVITIZ	
t _{wh} /t _{wl}	SCLK pulse duration		20			ns	
twh	XLAT pulse duration		10			ns	
t _r /t _f	Rise/fall time				100	ns	
	Setup time	SIN - SCLK	5			ne	
t _{su}	Setup time	XLAT - SCLK	5			ns	
tı.	Hold time	SIN - SCLK	20			ns	
th th	Hold tille	XLAT - SCLK				1 115	

electrical characteristics, MIN/MAX: V_{CC} = 4.5 V to 5.5 V, T_A = - 20 to 85°C TYP: V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	I _{OH} = - 1 mA		V _C C -0.5V			V
VOL	Low-level output voltage	I _{OL} = 1 mA				0.5	V
Ц	Input current	V _I = V _{CC} or GND (except BLAN	NK, XLAT)			± 1	μΑ
		Input signal is static, $V_O = 1 \text{ V}$, $R(IREF) = 10 \text{ k}\Omega$, All output b	oits turn off		3	4.5	
		Input signal is static, $V_O = 1 \text{ V}$ RIREF = 1300 Ω , All output by	oits turn off		7	9	
ICC	Supply current	Input signal is static, $V_O = 1 \text{ V}$, $R(IREF) = 640 \Omega$, All output b	oits turn off		11	15	mA
		Data transfer, $V_O = 1 V$, $R(IREF) = 1300 \Omega$, All output b	oits turn on		15	20	
		Data transfer, $V_O = 1 V$, $R(IREF) = 640 \Omega$, All output b	oits turn on		35	50	
I _{OL(C1)}	Constant output current	$V_O = 1 V$, $R_{(IREF)} =$	1300 Ω	35	40	45	mA
I _{OL(C2)}	Constant output current	$V_O = 1 V$ $R(IREF) =$	640 Ω	70	80	90	mA
1	Constant output leakage current	OUT0 to OUT15 (V_{OUTn}) = 15	5 V)			0.1	μΑ
likg	Constant output leakage current	XDOWN (5V pullup)				1	μΑ
ΔIO(LC)	Constant output current error between bit	$V_O = 1 V$, $R_{(IREF)} =$ All output bits turn on	640 Ω,		± 1	± 4	%
I∆O(LC1)	Changes in constant output current depend on supply voltage	V _{ref} = 1.3 V			± 1	± 4	%/V
IΔO(LC2)	Changes in constant output current depend on output voltage	$V_O = 1 V$ to 3 V, $R_{(IREF)} = V_{ref} = 1.3 V$, 1 bit outpu			± 2	± 6	%/V
T(tsd)	TSD detection temperature	Junction temperature		150	160	170	°C
V _{ref}	Reference voltage	$R(IREF) = 640 \Omega$			1.3		V
V(LEDDET)	LED disconnection detection voltage				0.3		V

switching characteristics, $C_L = 15 pF$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
	Rise time	SOUT		15	20	ns			
t _r	Nise time	OUTn (see Figure 1)		300		115			
t _f Fall time	Fall time	SOUT		5	15	ns			
	rall tille	OUTn	300		115				
		BLANK↑ – OUTn		400	650				
	Propagation delay time	BLANK↓ – OUTn							
t _{pd}		BLANK↑ - XDOWN (see Note 2)	600 1000			ns			
		BLANK↓ - XDOWN (see Note 2)	500	1000					
		SCLK - SOUT	10	20	35				

NOTE 2: At external resistor 5 $k\Omega$



PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time and Fall Time Test Circuit for OUTn




Figure 2. Timing Requirements

setting for constant output current value

The constant current value is determined by external resistor, $R_{(IREF)}$ between IREF and GND. Refer constant output current characteristics shown on Figure 5 for this external resistor value.

Note that more current flows if connect IREF to GND directly.

constant output current operation

When BLANK is low, the corresponding output is turned on if data latch value is 1, and turned off if data latch value is 0. When BLANK is high, all outputs are forced to turn off. If there is constant current output terminal left unconnected (includes LED disconnection), it should be lighted on after writing zero to corresponding data latch to its output. If this operation is not done, supply current through constant current driver will increase.

shift register latch

The shift register latch is configured with 16×1 bits. The 1 bit for constant current output data represents ON for constant current output if data is 1, or OFF if data is 0. The configuration of shift register latch is shown in below.




Figure 3. Relationship Between Shift Register and Latch

SOUT output timing selection

By setting level of SOMODE, the SOUT output timing can be changed. When SOMODE is set to low, data is clocked out to SOUT synchronized on the rising edge of SCLK, and when SOMODE is set to high, data is clocked out to SOUT synchronized on the falling edge of SCLK. When SOMODE is set to high and shift operation is done, the data shift error can be prevented even though SCLK signal is externally buffered in serial. Note that the maximum data transfer rate in cascade operation is slower than that when SMODE is set to low.

TSD (thermal shutdown)

When the junction temperature exceeds the limit, TSD starts to function and turn constant current output off and XDOWN goes low. Since XDOWN is configured with open-collector output, the outputs of multiple ICs can be concatenated. To recover from constant current output off-state to normal operation, power supply should be turned off and then turned on after several seconds.



LOD function (LED open detection)

If any terminal voltage of constant current output (OUT0 TO 15) to be turned on is approximately below 0.3 V, XDOWN output goes low during output on by knowing LED disconnection. This function is operational for sixteen OUTn individually. To know which constant current output is disconnected, the level of XDOWN is repeatedly checked 16 times from OUT0 to OUT15 turning one constant current output on. The power supply voltage for LED should be set to that the constant current output is applied to above 0.4 V to prevent from XDOWN low when LED is lighting on normally. Note that on-time should be minimum1µs after the constant current output is turned on since XDOWN output is required approximately 1 µs.

As discussed earlier, XDOWN is used for both TSD and LOD function. Therefore, BLANK is used to know which one of TSD or LOD worked when XDOWN went low at LED disconnection, that is, in this condition, when set BLANK to high, all the constant current outputs are turned off and LOD disconnection detection is disabled, then, if XDOWN was changed to high, LED disconnection must be occurred.

Table 1 is an example for XDOWN output status using four LEDs.

LED NUMBER 4 **LED STATUS** GOOD NG GOOD NG **OUTn** ON ON ON ON **DETECTION RESULT** GOOD NG GOOD NG **XDOWN** LOW (by case 2, 4) **LED NUMBER** 1 4 **LED STATUS** GOOD NG GOOD NG **OUTn** ON ON OFF OFF **DETECTION RESULT** GOOD NG GOOD GOOD **XDOWN** LOW (by case 2) **LED NUMBER** 2 1 4 **LED STATUS** GOOD NG GOOD NG **OUTn** OFF OFF OFF OFF **DETECTION RESULT** GOOD GOOD GOOD GOOD HIGH-IMPEDANCE XDOWN2

Table 1. XDOWN Output Example

noise reduction: output slope


When output current is 80 mA, the time to change constant current output to turn-on and turn-off is approximately 150 ns and 250 ns respectively. This allows to reduce concurrent switching noise occurred when multiple outputs turn or off at the same time.

thermal pad

The thermal pad should be connected to GND to eliminate the noise influence since it is connected to the bottom side of IC chip. Also, desired thermal effect will be obtained by connecting this pad to the PCB pattern with better thermal conductivity.



power rating - free-air temperature




- NOTES: A. The data is based on simulation result. When TI recommended print circuit board is used, derate linearly at the rate of 31.4 mW/°C for operation above 25°C free-air temperature. VCC=5 V, $I_{O(LC)}$ = 80 mA, I_{CC} is typical value. B. The thermal impedance will be varied depend on mounting conditions. Since PZP package established low thermal impedance by
 - radiating heat from thermal pad, the thermal pad should be soldered to pattern with low thermal impedance.
 - C. The material for PCB should be selected considering the thermal characteristics since the temperature will rise around the thermal

Figure 4. Power Rating



constant output current




Conditions : $V_O = 1 \text{ V}, V_{ref} = 1.3 \text{ V}$

NOTE: The resistor, R(IREF), should be located as close to IREF terminal as possible to avoid the noise influence.

Figure 5. Current on Constant Current Output vs External Resistor

SLLS390 - SEPTEMBER 1999



NOTE: LED disconnected

Figure 6. Timing Diagram

11-Nov-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TLC5921DAP	Active	Production	HTSSOP (DAP) 32	46 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-20 to 85	TLC5921
TLC5921DAP.A	Active	Production	HTSSOP (DAP) 32	46 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-20 to 85	TLC5921
TLC5921DAPR	Active	Production	HTSSOP (DAP) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-20 to 85	TLC5921
TLC5921DAPR.A	Active	Production	HTSSOP (DAP) 32	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-20 to 85	TLC5921

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5921DAPR	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

www.ti.com 23-May-2025



*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TLC5921DAPR	HTSSOP	DAP	32	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5921DAP	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5921DAP.A	DAP	HTSSOP	32	46	530	11.89	3600	4.9


8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G32)PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments





PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025