


uA9636AC

DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

SLLS110B – OCTOBER 1980 – REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-423-B and -232-E and ITU Recommendations V.10 and V.28
- Output Slew Rate Control
- Output Short-Circuit-Current Limiting
- Wide Supply Voltage Range
- 8-Pin Package
- Designed to Be Interchangeable With National DS9636A

D OR P PACKAGE
(TOP VIEW)




description

The uA9636AC is a dual, single-ended line driver designed to meet ANSI Standards EIA/TIA-423-B and EIA/TIA-232-E and ITU Recommendations V.10 and V.28. The slew rates of both amplifiers are controlled by a single external resistor, $R_{(WS)}$, connected between the wave-shape-control (W-S) terminal and GND. Output current limiting is provided. Inputs are compatible with TTL and CMOS and are diode protected against negative transients. This device operates from ± 12 V and is supplied in an 8-pin package.


The uA9636AC is characterized for operation from 0°C to 70°C.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

SI I S110B – OCTOBER 1980 – REVISED MAY 1995

The diagram is divided into two sections:

- EQUIVALENT OF EACH INPUT:** This section shows the equivalent circuit for each input. It features a differential pair of BJTs with their emitters connected to a common emitter resistor leading to $V_{CC\pm}$. Each base is connected to an input terminal. The collector of each BJT is connected to V_{CC+} through a current source. A second current source is shown connected between the two collector nodes, with one terminal also connected to ground.
- TYPICAL OF ALL OUTPUTS:** This section shows a typical output stage. It consists of a stack of BJTs. The top node is connected to V_{CC+} . The bottom node is connected to $V_{CC\pm}$. The output is taken from a node between the BJTs. The circuit includes several current sources and BJTs arranged in a differential-like configuration.

Positive supply voltage range, V_{CC+} (see Note 1)	V_{CC-} to 15 V
Negative supply voltage range, V_{CC-}	0.5 V to -15 V
Output voltage, V_O	± 15 V
Output current, I_O	± 150 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to the network ground terminal.

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
P	1000 mW	8.0 mW/°C	640 mW

	MIN	NOM	MAX	UNIT
Positive supply voltage, V_{CC+}	10.8	12	13.2	V
Negative supply voltage, V_{CC-}	-10.8	-12	-13.2	V
High-level input voltage, V_{IH}	2			V
Low-level input voltage, V_{IL}			0.8	V
Wave-shaping resistor, $R_{(WS)}$	10		1000	k Ω
Operating free-air temperature, T_A	0		70	°C

uA9636AC

DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

SLLS110B – OCTOBER 1980 – REVISED MAY 1995

electrical characteristics over recommended ranges of free-air temperature, supply voltage, and wave-shaping resistance (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -15 mA		-1.1	-1.5		V
V _{OH}	High-level output voltage	V _I = 0.8 V	R _L = ∞	5	5.6	6	V
			R _L = 3 kΩ to GND	5	5.6	6	
			R _L = 450 Ω to GND	4	5.4	6	
V _{OL}	Low-level output voltage	V _I = 2 V	R _L = ∞	-6 [‡]	-5.7	-5	V
			R _L = 3 kΩ to GND	-6 [‡]	-5.6	-5	
			R _L = 450 Ω to GND	-6 [‡]	-5.4	-4	
I _{IH}	High-level input current	V _I = 2.4 V				10	μA
		V _I = 5.5 V				100	
I _{IL}	Low-level input current	V _I = 0.4 V		-20	-80		μA
I _O	Output current (power off)	V _{CC±} = 0, V _O = ±6 V				±100	μA
I _{OS}	Short-circuit output current [§]	V _I = 2 V		15	25	150	mA
		V _I = 0		-15	-40	-150	
r _O	Output resistance	R _L = 450 Ω			25	50	Ω
I _{CC+}	Positive supply current	V _{CC} = ±12 V, R _(WS) = 100 kΩ, V _I = 0, Output open			13	18	mA
I _{CC-}	Negative supply current	V _{CC} = ±12 V, R _(WS) = 100 kΩ, V _I = 0, Output open		-13	-18		mA

[†] All typical values are at V_{CC} = ±12 V, T_A = 25°C.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for logic voltage levels, e.g., when -5 V is the maximum, the minimum is a more-negative voltage.

[§] Not more than one output should be shorted to ground at a time.

switching characteristics, V_{CC±} = ±12 V, T_A = 25°C (see Figure 1)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{TLH}	Transition time, low- to high-level output	R _L = 450 kΩ, C _L = 30 pF	R _(WS) = 10 kΩ	0.8	1.1	1.4	μs
			R _(WS) = 100 kΩ	8	11	14	
			R _(WS) = 500 kΩ	40	55	70	
			R _(WS) = 1 MΩ	80	110	140	
t _{THL}	Transition time, high- to low-level output	R _L = 450 kΩ, C _L = 30 pF	R _(WS) = 10 kΩ	0.8	1.1	1.4	μs
			R _(WS) = 100 kΩ	8	11	14	
			R _(WS) = 500 kΩ	40	55	70	
			R _(WS) = 1 MΩ	80	110	140	




uA9636AC DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

SLLS110B – OCTOBER 1980 – REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $t_r \leq 10$ ns, $t_f \leq 10$ ns, $Z_O = 50 \Omega$, $PRR \leq 1$ kHz, duty cycle = 50%.

Figure 1. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE
vs
INPUT VOLTAGE




Figure 2

INPUT CURRENT
vs
INPUT VOLTAGE







Figure 3

TYPICAL CHARACTERISTICS



uA9636AC

DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

SLLS110B – OCTOBER 1980 – REVISED MAY 1995

APPLICATION INFORMATION




Figure 7. EIA/TIA-423-B System Application

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UA9636ACD	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACD.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP
UA9636ACP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP
UA9636ACPE4	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA9636ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA9636ACDR	SOIC	D	8	2500	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UA9636ACD	D	SOIC	8	75	507	8	3940	4.32
UA9636ACD.A	D	SOIC	8	75	507	8	3940	4.32
UA9636ACP	P	PDIP	8	50	506	13.97	11230	4.32
UA9636ACP.A	P	PDIP	8	50	506	13.97	11230	4.32
UA9636ACPE4	P	PDIP	8	50	506	13.97	11230	4.32

D0008A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025