SLLS110B - OCTOBER 1980 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-423-B and -232-E and ITU Recommendations V.10 and V.28
- Output Slew Rate Control
- Output Short-Circuit-Current Limiting
- Wide Supply Voltage Range
- 8-Pin Package
- Designed to Be Interchangeable With National DS9636A


#### 

# description

The uA9636AC is a dual, single-ended line driver designed to meet ANSI Standards EIA/TIA-423-B and EIA/TIA-232-E and ITU Recommendations V.10 and V.28. The slew rates of both amplifiers are controlled by a single external resistor,  $R_{(WS)}$ , connected between the wave-shape-control (W-S) terminal and GND. Output current limiting is provided. Inputs are compatible with TTL and CMOS and are diode protected against negative transients. This device operates from  $\pm 12$  V and is supplied in an 8-pin package.


The uA9636AC is characterized for operation from 0°C to 70°C.

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply voltage range, V <sub>CC+</sub> (see Note 1)	V <sub>CC</sub> to 15 V
Negative supply voltage range, V <sub>CC</sub>	0.5 V to –15 V
Output voltage, VO	±15 V
Output current, IO	±150 mA
Continuous total power dissipation	See Dissipation Rating Table
Continuous total power dissipation	·
·	0°C to 70°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
Р	1000 mW	8.0 mW/°C	640 mW

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	10.8	12	13.2	V
Negative supply voltage, V <sub>CC</sub> -	-10.8	-12	-13.2	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Wave-shaping resistor, R <sub>(WS)</sub>	10		1000	kΩ
Operating free-air temperature, T <sub>A</sub>	0		70	°C



SLLS110B - OCTOBER 1980 - REVISED MAY 1995

# electrical characteristics over recommended ranges of free-air temperature, supply voltage, and wave-shaping resistance (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = –15 mA			-1.1	-1.5	V
			R <sub>L</sub> = ∞	5	5.6	6	
∨он	High-level output voltage	V <sub>I</sub> = 0.8 V	$R_L = 3 \text{ k}\Omega \text{ to GND}$	5	5.6	6	V
			$R_L = 450 \Omega$ to GND	4	5.4	6	
			R <sub>L</sub> = ∞	-6‡	-5.7	-5	
VOL	Low-level output voltage	V <sub>I</sub> = 2 V	$R_L = 3 \text{ k}\Omega \text{ to GND}$	-6‡	-5.6	-5	V
			$R_L = 450 \Omega$ to GND	-6‡	-5.4	-4	
1	High level input ourrent	V <sub>I</sub> = 2.4 V	-			10	
lιΗ	High-level input current	V <sub>I</sub> = 5.5 V				100	μΑ
I <sub>Ι</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V			-20	-80	μΑ
IO	Output current (power off)	$V_{CC\pm}=0$ ,	V <sub>O</sub> = ± 6 V			±100	μΑ
	Ob	V <sub>I</sub> = 2 V		15	25	150	A
los	Short-circut output current§	V <sub>I</sub> = 0		-15	-40	-150	mA
rO	Output resistance	R <sub>L</sub> = 450 Ω			25	50	Ω
ICC+	Positive supply current	$V_{CC} = \pm 12 \text{ V},$ $R_{(WS)} = 100 \text{ k}\Omega,$	V <sub>I</sub> = 0, Output open		13	18	mA
ICC-	Negative supply current	$V_{CC} = \pm 12 \text{ V},$ $R_{(WS)} = 100 \text{ k}\Omega,$	V <sub>I</sub> = 0, Output open		-13	-18	mA


# switching characteristics, $V_{CC\pm}$ = $\pm 12$ V, $T_A$ = $25^{\circ}C$ (see Figure 1)

	PARAMETER		TEST CONDITIONS				MAX	UNIT
				$R(WS) = 10 k\Omega$	0.8	1.1	1.4	
tTLH	Transition time, low- to high-level output	$R_1 = 450 \text{ k}\Omega$	$C_1 = 30 pF$	$R_{(WS)} = 100 \text{ k}\Omega$	8	11	14	
	Transition time, low- to high-level output		CL = 30 pr	$R_{(WS)} = 500 \text{ k}\Omega$	40	55	70	μs
				$R(WS) = 1 M\Omega$	80	110	140	
			C: 20 = F	$R(WS) = 10 k\Omega$	0.8	1.1	1.4	
<b> </b>	Transition time, high- to low-level output	R <sub>L</sub> = 450 kΩ,		$R(WS) = 100 k\Omega$	8	11	14	
tTHL			$C_L = 30 pF$	$R(WS) = 500 k\Omega$	40	55	70	μs
				$R_{(WS)} = 1 M\Omega$	80	110	140	

<sup>†</sup> All typical values are at V<sub>CC</sub> = ±12 V, T<sub>A</sub> = 25°C. ‡ The algebraic convention, in which the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for logic voltage levels, e.g., when -5 V is the maximum, the minimum is a more-negative voltage.

 $<sup>\</sup>S$  Not more than one output should be shorted to ground at a time.

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ , PRR  $\le 1$  kHz, duty cycle = 50%.

Figure 1. Test Circuit and Voltage Waveforms

### **TYPICAL CHARACTERISTICS**



#### TYPICAL CHARACTERISTICS






Figure 5

# TRANSITION TIME vs WAVE-SHAPING RESISTANCE






Figure 6

# **APPLICATION INFORMATION**




Figure 7. EIA/TIA-423-B System Application



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UA9636ACD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	9636AC
UA9636ACP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP
UA9636ACP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP
UA9636ACPE4	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9636ACP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA9636ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UA9636ACDR	SOIC	D	8	2500	353.0	353.0	32.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UA9636ACD	D	SOIC	8	75	507	8	3940	4.32
UA9636ACD.A	D	SOIC	8	75	507	8	3940	4.32
UA9636ACP	Р	PDIP	8	50	506	13.97	11230	4.32
UA9636ACP.A	Р	PDIP	8	50	506	13.97	11230	4.32
UA9636ACPE4	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025