System Power Savings Using Dynamic Voltage Scaling

Scot Lester
Texas Instruments
What Is Dynamic Voltage Scaling?

• Dynamic voltage scaling, or DVS, is a method of reducing the average power consumption in embedded systems.

• This is accomplished by reducing the switching losses of the system by selectively reducing the frequency and voltage of the system.
Where Is DVS Used?

• DVS is typically used in battery-operated devices where power savings and battery run times are paramount.

• DVS is also used in large systems with multiple processors/DSPs where power savings is required for thermal reasons.

• DVS is implemented extensively in:
  – Cell phones
  – PDAs
  – MP3 players
  – Microcontroller-based battery-operated devices
Underlying Concepts for Microprocessor/Controller/DSP Systems

• Today’s embedded systems use high clock frequencies to boost processing power and system performance.
• The power dissipated by an embedded system is (typically) dominated by switching losses.
• The losses from switching are due to the capacitance of what is being switched. Examples of the capacitance being switched include trace impedance, load capacitance and the gates of MOSFETs used to implement logic in the processor.
Power Dissipation in a Capacitor

\[ \text{Power} = \frac{1}{2} CV^2 F \]

- \( V \) is the voltage the capacitor is charged to, \( F \) is the frequency that the voltage is switched across the capacitor.
- Power goes up by the square of the voltage.
- Power goes up linearly with switching frequency.
Discreet Logic Example

F = 10 Mhz
Duty = 50%

\[ P_r = D \times \frac{V^2}{R} = 0.5 \times \frac{3.3^2}{33 \times 10^6 \left(\frac{1}{2}\right)} = 330 \text{nW} \]

\[ P_{sw} = \frac{1}{2} CV^2 F = \frac{1}{2} \times (8 \text{pF} + 8 \text{pF} + 12 \text{pF} + 10 \text{pF} + 10 \text{pF}) \times 3.3^2 \times 10^7 = 2.613 \text{mW} \]

Power loss due to switching capacitors is 7,900 times higher than powering the load resistance!
Reducing Voltage and Frequency Adds Up to Power Savings

• Can reduce the switching power by a factor of 2 by reducing the switching frequency to one-half.
• Can reduce the switching power by a factor of 4 by reducing the voltage by one-half.
• Can reduce the switching power by a factor of 8 by reducing the voltage by a factor of two and the frequency by one-half.
A DSP Example Using DVS

- Look at the TMS320VC5509A, a more complex example. This is a dual voltage rail DSP IC.
- The I/O voltage is 3.3V.
- The core voltage is between 1.2V and 1.6V.
- The maximum processor clock that can be supported is related to the core voltage.
- As in previous slides, the current consumption will go up as the core voltage goes up due to switching losses.
Digital Signal Processor Example

TMS320VC5509A Power Consumption

Point 1, Vcore=1.6, F=192Mhz, Power=500mW
Point 2, Vcore=1.2, F=24Mhz, Power=50mW
• The TMS320VC5509A has very low static losses. What effect would higher static losses have?
• Static losses do not change with the frequency of operation.
• Excluding any loads, static losses are mostly due to leakage currents in transistors, which are dependent on the geometry of the silicon used to fabricate the transistors.
• The amount of leakage current is mostly linear with the voltage applied (Vcc). Looks like a resistor.
Lower Voltage Is Not Always the Lowest Power Operating Point

• Need to take into account static losses to find lowest operating power point.
• Need to look at how long the required software process will take to execute (number of clock cycles).
• At lower clock frequencies there will be lower dynamic losses but the amount of time to perform the operation is longer and static losses are incurred the entire time.
Static and Dynamic Power Loss

Power Consumption Versus Vcore

- Static power
- Dynamic power

Graph showing the relationship between Vcore and power consumption, with static and dynamic power levels indicated.
Power to Perform a Fixed-Length Process

Power Time Product to Perform 1 Million Clock Cycle Process

- Vcore: 50Mhz, 125Mhz, 200Mhz
- mw-ms: 210, 220, 230, 240, 250, 260, 270
Back to DVS: Process

• The DSP operating system predicts the immediate processing needs.
• DSP adjusts its clock frequency to match the needed processing power. This will **linearly** reduce the switching power.
• If the power supply powering the DSP supports DVS, then the DSP can adjust the voltage to what is needed to maintain the clock frequency. This will **exponentially** reduce the switching power.
Impact of DVS

Power Consumption vs Time – **NO DVS**

- P_{avg} = P_{max} = 500mW

Power Consumption vs Time – **WITH DVS**

- P_{avg} = 168mW
DVS Power Supply Requirements

- Most DVS systems have dual voltage rails (core voltage and I/O voltage). A dual-channel power supply reduces parts count and cost, and it simplifies the design.
- One or both voltage outputs needs to be adjustable “on the fly” so that the supply voltage can dynamically track the needs of the processor.
- The output voltage of the power supply needs to change based on a digital input or some other communications channel.
Some ICs that are designed to support DVS of dual-core processors, FPGAs, and digital signal processors are the TPS62400, TPS62401 and TPS62420 from TI. They are dual output step-down DC/DC converters. Output currents are 400mA/600mA or 600mA/1000mA. Input voltage range is 2.5 - 6.0 VDC.
Features

• Software or pin-programmable output voltage selection to support dynamic voltage scaling applications. The output voltage can be changed “on-the-fly.”

• All versions support a one-wire serial communications channel (Easyscale) to change the output voltages of either output.

• TPS62401 has digital input to select between two different output voltages for VOUT1.
TPS62400 ‘Adjustable’ Output

Output voltage at power-up is determined by a feedback resistor network. Output can then be changed using Easyscale interface.

\[
\text{initial } V_{out1} = 0.6 \left( 1 + \frac{R_1}{R_2} \right)
\]

\[
\text{initial } V_{out2} = 0.6 \left( 1 + \frac{R_3}{R_4} \right)
\]
TPS624x0 Output Voltage Selection

\[ V_{out} = 0.6 \left(1 + \frac{R_1}{R_2}\right) \]  

- \( R_{V_{out}} \)

\[ V_{out} = 0.6 \left(1 + \frac{R_1}{R_2}\right) \]  

- \( R_{V_{out}} \)

Any value other than 00000b in REG_2 will make \( V_{out} = V_{in} \)

- \( 0.6, \ 0.85-3.3 \)

- \( V_{out} = 0.6 \)

CONVERTER #1

CONVERTER #2

ADJ2=Resistor Network

ADJ2=VOUT

Voltage at Power-up

Software Adjustable Output Range

Vfbk, 0.825-1.575

Technology for Innovators®
TPS62401 ‘Fixed’ Output

DEF_1 pin acts as digital input to switch between two factory-preset output voltages. After power-up, the voltages can be altered using Easyscale.

VOUT1 = 1.575V  When DEF_1 = low
VOUT1 = 1.100V  When DEF_1 = high

Vout2 = 1.800V
TPS62401 ‘Fixed-Output’
Output Voltage Selection

CONVERTER #1
DEF_1=LOW
Vout=1.575
0.80 - 1.575

DEF_1=HIGH
Vout=1.10
0.90 - 1.90

TPS62401

CONVERTER #2
Vout=1.80
0.6, 0.85 - 3.3
Easyscale Protocol

START | Device Address 8 bits | EOS
---|---|---
DA7 0 | DA6 1 | DA5 0 | DA4 0 | DA3 1 | DA2 1 | DA1 1 | DA7 0

Fixed to 4E hex

START | Data Byte 8 bits | EOS
---|---|---
RFA | A1 | A0 | D4 | D3 | D2 | D1 | D0

RFA: Request for Acknowledge
0=no ack

A0 & A1: Register Address
00 – DEF_1_LOW reg.
01 – DEF_1_High reg.
10 – DEF_2 reg
11 – not valid
Easyscale Waveforms & Bit Coding

- **t_{H-LB}**: High Time Low Bit, logic 0 detection. Signal level on MODE/DATA pin is > 1.2V. Time: 2x 200 us.
- **t_{L-LB}**: Low Time Low Bit, logic 0 detection. Signal level on MODE/DATA pin < 0.4V. Time: 2x 400 us.
- **t_{H-HB}**: Low Time High Bit, logic 1 detection. Signal level on MODE/DATA pin < 0.4V. Time: 2x 200 us.
- **t_{H-HB}**: High Time High Bit, logic 1 detection. Signal level on MODE/DATA pin is > 1.2V. Time: 2x 400 us.
TPS62400 DSP Application

**CPU Clock** = \( \text{OSC} \times \left( \frac{\text{PLL MULTI}}{\text{PLL DIV} + 1} \right) \)

- **VIN** = 5.0V
- **SW1**, **SW2**, **ADJ2**, **GND**, **FB1**
- **DEF_1 MODE**
- **2.2uH**, **187k**, **316k**, **191k**, **33pF**, **22uF**, **3.3V**
- **OSC**
- **TPS62400**
- **DVdd (I/O)**, **CVdd (CORE)**
- **DSP TMS320VC5509A**
- **GPIO1**
- **PLL MULTI Register**, **PLL DIV Register**
- **PLL**
- **CPU clock**, **X2/CLKIN**

**TMS320VC5509A**

**Technology for Innovators**
DSP Firmware Process

POWER UP
TPS62400
CVcc=1.60V
DVdc=3.3

5509 Resets and initializes
Set clock to 192Mhz

Write 10h to
DEF_1_LOW
CVcc=1.2V

Set clock to
192Mhz

Write 00h to
DEF_1_LOW
CVcc=1.6V

Calculate Processing Needs

LOW NEED

HIGH NEED
Conclusion

- DVS can achieve significant power savings.
- DVS implementation requires a special-purpose power supply.
  - The power supply must be able to adjust the output voltage and remain stable.
  - There must be an interface between the power supply and the DSP or processor.
- TI has several power supply ICs to support dynamic voltage scaling designs.
System Power Savings Using Dynamic Voltage Scaling

Scot Lester
Texas Instruments
12500 TI Blvd.
Dallas, TX  75252
ScotLester@TI.com