Documents

# ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter 

## 1 Features

- 16-Bit Resolution, Dual-Channel, 500-MSPS ADC
- Idle Channel Noise Floor: - 159 dBFS/Hz
- Spectral Performance ( $\mathrm{f}_{\mathrm{N}}=170 \mathrm{MHz}$ at -1 dBFS ):
- SNR: 73 dBFS
- NSD: -157 dBFS/Hz
- SFDR: 93 dBc
- SFDR: 94 dBc (Except HD2, HD3, and Interleaving Tone)
- Spectral Performance ( $\mathrm{f}_{\mathrm{N}}=310 \mathrm{MHz}$ at -1 dBFS ):
- SNR: 71.7 dBFS
- NSD: - $155.7 \mathrm{dBFS} / \mathrm{Hz}$
- SFDR: 81 dBc
- SFDR: 94 dBc (Except HD2, HD3, and Interleaving Tone)
- Channel Isolation: 100 dBc at $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
- Input Full-Scale: $1.9 \mathrm{~V}_{\mathrm{PP}}$
- Input Bandwidth (3 dB): 1.2 GHz
- On-Chip Dither
- Integrated Decimate-by-2 Filter
- JESD204B Interface with Subclass 1 Support:
- 1 Lane per ADC at 10.0 Gbps
- 2 Lanes per ADC at 5.0 Gbps
- Support for Multi-Chip Synchronization
- Power Dissipation: 1.35 W/ch at 500 MSPS
- 72-Pin VQFNP Package ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ )


## 2 Applications

- Radar and Antenna Arrays
- Broadband Wireless
- Cable CMTS, DOCSIS 3.1 Receivers
- Communications Test Equipment
- Microwave Receivers
- Software Defined Radio (SDR)
- Digitizers
- Medical Imaging and Diagnostics


## 3 Description

The ADS54J69 is a low-power, wide-bandwidth, 16bit, 500-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of $-159 \mathrm{dBFS} / \mathrm{Hz}$ for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10.0 Gbps , supporting one or two lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel is directly connected to a wideband digital down-converter (DDC) block. The ADS54J69 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.
The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16 -bit data from each channel.

Device Information

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :---: | :---: | :---: |
| ADS54J69 | $\operatorname{VQFNP}(72)$ | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Spectrum at $\mathbf{1 7 0 - M H z ~ I F ~}$


An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Device Comparison Table ..... 4
6 Pin Configuration and Functions ..... 5
7 Specifications ..... 7
7.1 Absolute Maximum Ratings ..... 7
7.2 ESD Ratings ..... 7
7.3 Recommended Operating Conditions ..... 7
7.4 Thermal Information .....  8
7.5 Electrical Characteristics ..... 8
7.6 AC Characteristics ..... 9
7.7 Digital Characteristics ..... 11
7.8 Timing Characteristics ..... 12
7.9 Typical Characteristics ..... 14
8 Detailed Description ..... 24
8.1 Overview ..... 24
8.2 Functional Block Diagram ..... 24
8.3 Feature Description ..... 25
8.4 Device Functional Modes ..... 30
8.5 Register Maps ..... 39
9 Application and Implementation ..... 63
9.1 Application Information. ..... 63
9.2 Typical Application ..... 68
10 Power Supply Recommendations ..... 70
10.1 Power Sequencing and Initialization ..... 71
11 Layout. ..... 72
11.1 Layout Guidelines ..... 72
11.2 Layout Example ..... 73
12 Device and Documentation Support ..... 74
12.1 Documentation Support ..... 74
12.2 Receiving Notification of Documentation Updates ..... 74
12.3 Community Resources. ..... 74
12.4 Trademarks ..... 74
12.5 Electrostatic Discharge Caution. ..... 74
12.6 Glossary ..... 74
13 Mechanical, Packaging, and Orderable Information ..... 74

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (February 2016) to Revision C Page

- Added Device Comparison Table ..... 5
- Added the FOVR latency parameter to the Timing Characteristics table. ..... 12
- Added SYSREF Not Present (Subclass 0, 2) section ..... 27
- Changed the number of clock cycles in the Fast OVR section ..... 28
- Changed the Register Map. ..... 40
- Deleted register 39h, 3Ah, and 56h ..... 40
- Changed the SNR versus Input Frequency and External Clock Jitter figure ..... 67
- Changed Power Supply Recommendations section ..... 70
- Added the Power Sequencing and Initialization section ..... 71
- Added Documentation Support and Receiving Notification of Documentation Updates sections ..... 74
- Added the Receiving Notification of Documentation Updates section ..... 74
Changes from Revision A (January 2016) to Revision B ..... Page
- Changed Sample Timing, Aperture jitter parameter in Timing Characteristics table ..... 12
- Changed Table 35 ..... 51
- Changed Table 42 ..... 54
- Changed Table 44 ..... 55
- Changed SNR and Clock Jitter section: changed Figure 130 and last sentence of section ..... 67
- Changed Application Curves section ..... 70
Changes from Original (May 2015) to Revision A
- Released to production ..... 1


## 5 Device Comparison Table

| PART NUMBER | SPEED GRADE (MSPS) | RESOLUTION (Bits) | CHANNEL |
| :---: | :---: | :---: | :---: |
| ADS54J20 | 1000 | 12 | 2 |
| ADS54J42 | 625 | 14 | 2 |
| ADS54J40 | 1000 | 14 | 2 |
| ADS54J60 | 1000 | 16 | 2 |
| ADS54J66 | 500 | 14 | 4 |
| ADS54J69 | 500 | 16 | 2 |

## 6 Pin Configuration and Functions



Pin Functions

| PIN |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLOCK, SYSREF |  |  |  |
| CLKINM | 28 | I | Negative differential clock input for the ADC |
| CLKINP | 27 | I | Positive differential clock input for the ADC |
| SYSREFM | 34 | 1 | Negative external SYSREF input |
| SYSREFP | 33 | I | Positive external SYSREF input |
| CONTROL, SERIAL INTERFACE |  |  |  |
| PDN | 50 | I/O | Power-down. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI. |
| RESET | 48 | I | Hardware reset; active high. This pin has an internal $20-\mathrm{k} \Omega$ pulldown resistor. |
| SCLK | 6 | I | Serial interface clock input |
| SDIN | 5 | I | Serial interface data input |
| SDOUT | 11 | O | Serial interface data output. <br> Can be configured to fast overrange output for channel B via the SPI. |
| SEN | 7 | 1 | Serial interface enable |
| DATA INTERFACE |  |  |  |
| DAOM | 62 | O | JESD204B serial data negative outputs for channel A |
| DA1M | 59 |  |  |
| DA2M | 56 |  |  |
| DA3M | 54 |  |  |
| DAOP | 61 | 0 | JESD204B serial data positive outputs for channel A |
| DA1P | 58 |  |  |
| DA2P | 55 |  |  |
| DA3P | 53 |  |  |
| DB0M | 65 | 0 | JESD204B serial data negative outputs for channel B |
| DB1M | 68 |  |  |
| DB2M | 71 |  |  |
| DB3M | 1 |  |  |
| DB0P | 66 | O | JESD204B serial data positive outputs for channel B |
| DB1P | 69 |  |  |
| DB2P | 72 |  |  |
| DB3P | 2 |  |  |
| SYNC | 63 | 1 | Synchronization input for JESD204B port |
| INPUT, COMMON MODE |  |  |  |
| INAM | 41 | 1 | Differential analog negative input for channel A |
| INAP | 42 | 1 | Differential analog positive input for channel A |
| INBM | 14 | 1 | Differential analog negative input for channel B |
| INBP | 13 | 1 | Differential analog positive input for channel B |
| VCM | 22 | 0 | Common-mode voltage, 2.1 V . <br> Note that analog inputs are internally biased to this pin through $600 \Omega$ (effective), no external connection from the VCM pin to the INxP or INxM pin is required. |
| POWER SUPPLY |  |  |  |
| AGND | 18, 23, 26, 29, 32, 36, 37 | 1 | Analog ground |
| AVDD | $\begin{gathered} 9,12,15,17,25,30,35,38 \\ 40,43,44,46 \end{gathered}$ | I | Analog 1.9-V power supply |
| AVDD3V | 10, 16, 24, 31, 39, 45 | 1 | Analog 3.0-V power supply for the analog buffer |
| DGND | 3,52, 60, 67 | 1 | Digital ground |
| DVDD | 8,47 | 1 | Digital 1.9-V power supply |
| IOVDD | 4, 51, 57, 64, 70 | 1 | Digital 1.15-V power supply for the JESD204B transmitter |
| NC, RES |  |  |  |
| NC | 19, 20, 21 | - | Unused pins, do not connect |
| RES | 49 | 1 | Reserved pin. Connect to DGND. |

ADS54J69
www.ti.com

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | AVDD3V | -0.3 | 3.6 |  |
|  | AVDD | -0.3 | 2.1 |  |
| Supply volage range | DVDD | -0.3 | 2.1 |  |
|  | IOVDD | -0.2 | 1.4 |  |
| Voltage between AGND and | GND | -0.3 | 0.3 | V |
|  | INAP, INBP, INAM, INBM | -0.3 | 3 |  |
| Voltage app | CLKINP, CLKINM | -0.3 | AVDD + 0.3 | V |
| Volage apple | SYSREFP, SYSREFM | -0.3 | AVDD + 0.3 |  |
|  | SCLK, SEN, SDIN, RESET, $\overline{\text { SYNC, PDN }}$ | -0.2 | 2.1 |  |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(ESD) }}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 1000$ | V |
|  |  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)}$

(1) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.
(2) After power-up, always use a hardware reset to reset the device for the first time; see Table 60 for details.
(3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
(4) At high frequencies, the maximum supported input amplitude reduces; see Figure 51 for details.
(5) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

### 7.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | $\frac{\text { ADS54J69 }}{\text { RMP (VQFNP) }}$ | UNIT |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  | 72 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 22.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 5.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JB}}$ | Junction-to-board thermal resistance | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| \%JT | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 2.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | 0.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $T_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $T_{\text {MAX }}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, $\mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |
| Device clock frequency |  |  |  | 1000 | MSPS |
| Output sample rate |  |  |  | 500 | MSPS |
| Resolution |  | 16 |  |  | Bits |
| POWER SUPPLIES |  |  |  |  |  |
| AVDD3V 3.0-V analog supply |  | 2.85 | 3.0 | 3.6 | V |
| AVDD $1.9-\mathrm{V}$ analog supply |  | 1.8 | 1.9 | 2.0 | V |
| DVDD 1.9-V digital supply |  | 1.7 | 1.9 | 2.0 | V |
| IOVDD 1.15-V SERDES supply |  | 1.1 | 1.15 | 1.2 | V |
| $\mathrm{I}_{\text {AVDD3V }} \quad 3.0-\mathrm{V}$ analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 293 | 360 | mA |
| $\mathrm{I}_{\text {AVDD }} \quad 1.9-\mathrm{V}$ analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 354 | 510 | mA |
| IDVDD $\quad 1.9-\mathrm{V}$ digital supply current | Four-lane output mode (default after reset) |  | 188 | 260 | mA |
| I IOVDD $1.15-\mathrm{V}$ SERDES supply current |  |  | 512 | 920 | mA |
| $\mathrm{P}_{\text {dis }} \quad$ Total power dissipation |  |  | 2.66 | 3.1 | W |
| IDVDD $1.9-\mathrm{V}$ digital supply current | Two-lane output mode |  | 195 |  | mA |
| IIOVDD $1.15-\mathrm{V}$ SERDES supply current |  |  | 559 |  | mA |
| $\mathrm{P}_{\text {dis }} \quad$ Total power dissipation |  |  | 2.73 |  | W |
| Global power-down power dissipation | Using the GLOBAL PDN register bit in the master page |  | 204 | 315 | mW |

### 7.6 AC Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, $\mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 74.2 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 73.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 71.3 | 73 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 72.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 71.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 70.3 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 70.5 |  |  |
| NSD | Noise spectral density | $\mathrm{f}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 158.2 |  | dBFS/Hz |
|  |  | $\mathrm{f}_{\text {IN }}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 157.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 155.3 | 157.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 156.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 155.7 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 154.3 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 154.5 |  |  |
| SINAD | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 73.8 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 73.3 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 69.8 | 72.9 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 72.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 71.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 70.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 69.4 |  |  |
| SFDR | Spurious free dynamic range (excluding IL spurs) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 79 | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 89 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 87 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 73 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 104 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 85 | 102 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 87 |  |  |
|  |  | $\mathrm{fiN}^{\text {I }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 96 |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 89 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 103 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 86 | 101 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 100 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 98 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 73 |  |  |

## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Non HD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3, and IL spur) | $\mathrm{fin}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 98 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 84 | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 89 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 92 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 97 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 92 |  |  |
| ENOB | Effective number of bits | $\mathrm{fiN}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 12 |  | Bits |
|  |  | $\mathrm{f}_{\text {IN }}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 11.9 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 11.3 | 11.9 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 11.8 |  |  |
|  |  | $\mathrm{fin}^{\text {N }}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 11.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 11.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 11.2 |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 84 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{fin}^{\text {I }}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 79 | 89 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 80 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 72 |  |  |
| SFDR_IL | Interleaving spur | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 90 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 90 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 75 | 87 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=210 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{fiN}^{\text {I }}=310 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 82 |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | 86 |  | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | 79 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-10 \mathrm{dBFS} \end{aligned}$ |  | 78 |  |  |

### 7.7 Digital Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, $\overline{\text { SYNC, PDN) }}{ }^{(1)}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels | 0.8 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}} \quad$ Low-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels |  |  | 0.4 | V |
| High-level input current | SEN |  | 0 |  | $\mu \mathrm{A}$ |
|  | RESET, SCLK, SDIN, PDN, SYNC |  | 50 |  |  |
| Low-level input current | SEN |  | 50 |  | $\mu \mathrm{A}$ |
|  | RESET, SCLK, SDIN, PDN, $\overline{\text { SYNC }}$ |  | 0 |  |  |
| DIGITAL INPUTS (SYSREFP, SYSREFM) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{D}} \quad$ Differential input voltage |  | 0.35 | 0.45 | 1.4 | V |
| $\mathrm{V}_{\text {(CM_DIG) }} \quad$ Common-mode voltage for SYSREF ${ }^{(2)}$ |  |  | 1.3 |  | V |
| DIGITAL OUTPUTS (SDOUT, PDN ${ }^{(3)}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}} \quad$ High-level output voltage |  | $\begin{array}{r} \text { DVDD - } \\ 0.1 \end{array}$ | DVDD |  | V |
| V ${ }_{\text {OL }}$ Low-level output voltage |  |  |  | 0.1 | V |
| DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM) ${ }^{(4)}$ |  |  |  |  |  |
| $\mathrm{V}_{O D} \quad$ Output differential voltage | With default swing setting |  | 700 |  | mV PP |
| $\mathrm{V}_{\text {OC }} \quad$ Output common-mode voltage |  |  | 450 |  | mV |
| Transmitter short-circuit current | Transmitter pins shorted to any voltage between -0.25 V and 1.45 V | -100 |  | 100 | mA |
| $z_{\text {os }} \quad$ Single-ended output impedance |  |  | 50 |  | $\Omega$ |
| Output capacitance | Output capacitance inside the device, from either output to ground |  | 2 |  | pF |

[^0]
### 7.8 Timing Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, $\mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and -1 -dBFS differential input (unless otherwise noted)

(1) Overall latency $=$ data latency + decimation filter delay $+t_{\text {PDI }}$.
(2) Decimation filter latency is not included in this specification.


Figure 1. SYSREF Timing
www.ti.com


Figure 2. Sample Timing Requirements

### 7.9 Typical Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

## (

SNR $=74.2 \mathrm{dBFS} ;$ SFDR $=86 \mathrm{dBc} ;$ SINAD $=73.8 \mathrm{dBFS}$;
THD $=83 \mathrm{dBc} ; \mathrm{HD} 2=86 \mathrm{dBc} ; \mathrm{HD} 3=89 \mathrm{dBc} ;$
IL spur $=99 \mathrm{dBc}$; non HD2, HD3 spur $=98 \mathrm{dBc}$
Figure 3. FFT for $\mathbf{1 0 - M H z}$ Input Signal


SNR $=73 \mathrm{dBFS} ;$ SFDR $=93 \mathrm{dBc} ;$ SINAD $=73.18 \mathrm{dBFS}$;
THD $=89 \mathrm{dBc} ; \mathrm{HD} 2=93 \mathrm{dBc} ; \mathrm{HD} 3=103 \mathrm{dBc}$;
IL spur $=99 \mathrm{dBc}$; non HD2, HD3 spur $=94 \mathrm{dBc}$
Figure 5. FFT for 170-MHz Input Signal


SNR $=71.6 \mathrm{dBFS} ;$ SFDR $=80 \mathrm{dBc} ;$ SINAD $=71 \mathrm{dBFS}$; THD $=79 \mathrm{dBc} ; \mathrm{HD} 2=-80 \mathrm{dBc} ; \mathrm{HD} 3=-96 \mathrm{dBc}$; IL spur $=85 \mathrm{dBc}$; non HD2, HD3 spur $=92 \mathrm{dBc}$


SNR $=73.3 \mathrm{dBFS} ;$ SFDR $=94 \mathrm{dBc} ;$ SINAD $=73.25 \mathrm{dBFS}$; THD $=93 \mathrm{dBc} ;$ HD2 $=104 \mathrm{dBc} ;$ HD3 $=111 \mathrm{dBc}$; IL spur $=95 \mathrm{dBc}$; non HD2, HD3 spur $=94 \mathrm{dBc}$

Figure 4. FFT for $140-\mathrm{MHz}$ Input Signal


SNR $=72.8 \mathrm{dBFS} ;$ SFDR $=89 \mathrm{dBc} ;$ SINAD $=72.63 \mathrm{dBFS}$; THD $=86 \mathrm{dBc} ; \mathrm{HD} 2=97 \mathrm{dBc} ; \mathrm{HD} 3=99 \mathrm{dBc}$;
IL spur $=84 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$
Figure 6. FFT for 210-MHz Input Signal


SNR $=70.5 \mathrm{dBFS} ;$ SFDR $=86 \mathrm{dBc} ;$ SINAD $=70.4 \mathrm{dBFS}$; THD $=85 \mathrm{dBc} ; \mathrm{HD} 2=-86 \mathrm{dBc} ; \mathrm{HD} 3=-96 \mathrm{dBc}$; IL spur $=98 \mathrm{dBc}$; non HD2, HD3 spur $=98 \mathrm{dBc}$

Figure 8. FFT for 370-MHz Input Signal

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


SNR = $70.6 \mathrm{dBFS} ;$ SFDR $=86 \mathrm{dBc}$; SINAD $=70.55 \mathrm{dBFS}$;
THD $=85 \mathrm{dBc}$; tone at $-3 \mathrm{dBFS} ; \mathrm{HD} 2=102 \mathrm{dBc} ; \mathrm{HD} 3=86 \mathrm{dBc}$;
IL spur $=97 \mathrm{dBc}$; non HD2, HD3 spur $=96 \mathrm{dBc}$
Figure 9. FFT for 470-MHz Input Signal

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -36 dBFS , IMD $=101 \mathrm{dBFS}$

Figure 11. FFT for Two-Tone Input Signal (-36 dBFS)

$\mathrm{f}_{\mathrm{IN} 1}=300 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=310 \mathrm{MHz}$, each tone at -36 dBFS ,
IMD3 $=102 \mathrm{dBFS}$
Figure 13. FFT for Two-Tone Input Signal (-36 dBFS)

$\mathrm{f}_{\mathrm{N} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -7 dBFS , IMD $=86 \mathrm{dBFS}$

Figure 10. FFT for Two-Tone Input Signal ( -7 dBFS )

$\mathrm{f}_{\mathrm{N} 1}=300 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=310 \mathrm{MHz}$, each tone at -7 dBFS ,

$$
\mathrm{IMD}=79 \mathrm{dBFS}
$$

Figure 12. FFT for Two-Tone Input Signal (-7 dBFS)

$\mathrm{f}_{\mathrm{IN} 1}=470 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=465 \mathrm{MHz}$, each tone at -10 dBFS , IMD $=78 \mathrm{dBFS}$

Figure 14. FFT for Two-Tone Input Signal (-10 dBFS)

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN} 1}=470 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=465 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 = 104 dBFS

Figure 15. FFT for Two-Tone Input Signal (-36 dBFS)


Figure 16. Intermodulation Distortion vs Input Amplitude ( 185 MHz and 190 MHz )

$\mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}$
Figure 18. Intermodulation Distortion vs Input Amplitude ( 465 MHz and 470 MHz )


Figure 20. IL Spur vs Input Frequency

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 21. Signal-to-Noise Ratio vs Input Frequency


Figure 22. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 24. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 26. Signal-to-Noise Ratio vs DVDD Supply and Temperature

## Typical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 27. Spurious-Free Dynamic Range vs DVDD Supply and Temperature


Figure 29. Spurious-Free Dynamic Range vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$
Figure 31. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature


Figure 28. Signal-to-Noise Ratio vs DVDD Supply and Temperature


Figure 30. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature


Figure 32. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature

ADS54J69
www.ti.com

## Typical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 33. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature


Figure 35. Spurious-Free Dynamic Range vs Gain and Input Frequency


Figure 37. Third-Order Harmonic Distortion vs Gain and Input Frequency


Figure 34. Signal-to-Noise Ratio vs Gain and Input Frequency


Figure 36. Second-Order Harmonic Distortion vs Gain and Input Frequency


Figure 38. IL Spur vs Gain and Input Frequency

## Typical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$
Figure 39. Performance vs Amplitude

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$
Figure 41. IL Spur vs Amplitude

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$
Figure 43. Performance vs Differential Clock Amplitude


Figure 40. Performance vs Amplitude


Figure 42. IL Spur vs Amplitude


Figure 44. Performance vs Differential Clock Amplitude

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$
Figure 45. Performance vs Input Clock Duty Cycle

$A_{I N}=-1 \mathrm{dBFS}$, SFDR $=84 \mathrm{dBc}, \mathrm{SINAD}=70 \mathrm{dBFS}$,
$\mathrm{f}_{\text {PSRR }}=5 \mathrm{MHz}, \mathrm{A}_{\text {PSRR }}=50 \mathrm{mV}$ PP, $\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$, amplitude: $\mathrm{f}_{\mathrm{IN}}-\mathrm{f}_{\mathrm{PSRR}}=85 \mathrm{dBc}, \mathrm{f}_{\mathrm{IN}}+\mathrm{f}_{\text {PSRR }}=84 \mathrm{dBc}$

Figure 47. Power-Supply Rejection Ratio FFT for AVDD Supply

$A_{\mathrm{IN}}=-1 \mathrm{dBFS}, S F D R=78 \mathrm{dBc}$, SINAD $=71 \mathrm{dBFS}$,
$\mathrm{f}_{\mathrm{CMRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{CMRR}}=50 \mathrm{mV} \mathrm{PP}, \mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$,
amplitude: $\mathrm{f}_{\mathrm{IN}}-\mathrm{f}_{\mathrm{CMRR}}=79 \mathrm{dBc}, \mathrm{f}_{\mathrm{IN}}+\mathrm{f}_{\mathrm{CMRR}}=80 \mathrm{dBC}$
Figure 49. Common-Mode Rejection Ratio FFT

$\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$
Figure 46. Performance vs Input Clock Duty Cycle


Figure 48. Power-Supply Rejection Ratio vs Noise Signal Frequency

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}$

Figure 50. Common-Mode Rejection Ratio vs Common-Mode Signal Frequency

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 51. Maximum-Supported Amplitude vs Input Frequency


Figure 53. Signal-to-Noise Ratio vs Input Frequency (Output Sample Rate $=\mathbf{3 0 0}$ MSPS)


Figure 55. Signal-to-Noise Ratio vs Input Frequency (Output Sample Rate = $\mathbf{3 5 0}$ MSPS)


Figure 52. Power Consumption vs Sampling Speed


Figure 54. Spurious-Free Dynamic Range vs Input Frequency (Output Sample Rate $=\mathbf{3 0 0}$ MSPS)


Figure 56. Spurious-Free Dynamic Range vs Input Frequency (Output Sample Rate = $\mathbf{3 5 0}$ MSPS)

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, device clock frequency $=$ 1 GSPS, output sampling rate $=500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ 1.15 V , and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 57. Signal-to-Noise Ratio vs Input Frequency (Output Sample Rate $\mathbf{=} \mathbf{4 0 0}$ MSPS)


Figure 58. Spurious-Free Dynamic Range vs Input Frequency (Output Sample Rate $\mathbf{= 4 0 0}$ MSPS)

## 8 Detailed Description

### 8.1 Overview

The ADS54J69 is a low-power, wide-bandwidth, 16-bit, 500-MSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J69 employs four interleaving ADCs for each channel to achieve a noise floor of $-159 \mathrm{dBFS} / \mathrm{Hz}$.

The ADS54J69 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with high spurious-free dynamic range (SFDR). Built-in, half-band, decimate-by-2 filters further enhance the capability of the ADS54J69 to deliver excellent signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies. Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board.

The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass-1, enabling multi-chip synchronization with the SYSREF input.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Analog Inputs

The ADS54J69 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source that enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to VCM using $600-\Omega$ resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V ) and (VCM -0.475 V ), resulting in a 1.9-V $\mathrm{V}_{\mathrm{PP}}$ (default) differential input swing. The input sampling circuit has a 3 -dB bandwidth that extends up to 1.2 GHz . An equivalent analog input network diagram is shown in Figure 59.


Figure 59. Analog Input Network

## Feature Description (continued)

The input bandwidth shown in Figure 60 is measured with respect to a $50-\Omega$ differential input termination at the ADC input pins.


Figure 60. Transfer Function versus Frequency

### 8.3.2 DDC Block

The ADS54J69 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of a decimate-by-2, half-band, finite impulse response (FIR) filter with lowpass and high-pass options programmable via the SPI interface.

### 8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.05 \mathrm{~dB}$. Table 1 shows corner frequencies for the low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

| CORNERS (dB) | LOW PASS | HIGH PASS |
| :---: | :---: | :---: |
| -0.1 | $0.202 \times \mathrm{f}_{\mathrm{S}}$ | $0.298 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.210 \times \mathrm{f}_{\mathrm{S}}$ | $0.290 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.215 \times \mathrm{f}_{\mathrm{S}}$ | $0.285 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.227 \times \mathrm{f}_{\mathrm{S}}$ | $0.273 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 61 and Figure 62 show the frequency response of the decimate-by-2 filter from dc to $\mathrm{f}_{\mathrm{S}} / 2$.


### 8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J69 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multi-frame clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. The SYSREF signal is recommended be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.
The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 2.

```
SYSREF = LMFC / 2N
```

where

- $N=0,1,2$, and so forth

Table 2. LMFC Clock Frequency

| LMFS CONFIGURATION | DECIMATION | LMFC CLOCK $^{(1)(2)}$ |
| :---: | :---: | :---: |
| 4222 | $2 X$ | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{k}$ |
| 2242 | 2 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{k}$ |

(1) $K=$ Number of frames per multi-frame (JESD digital page 6900 h , address 06 h , bits $4-0$ ).
(2) $\mathrm{f}_{\mathrm{s}}=$ sampling (device) clock frequency.

### 8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J69 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2 , this pulse can be done by doing the following register writes shown in Table 3.

Table 3. Internally Pulsing SYSREF Twice Using Register Writes

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :---: |
| $0-011 \mathrm{~h}$ | 80 h | Set the master page |
| $0-054 \mathrm{~h}$ | 80 h | Enable manual SYSREF |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |

### 8.3.4 Overrange Indication

The ADS54J69 provides a fast overrange indication that can be presented in the digital output data stream via an SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast overrange (FOVR) indicator.
When the FOVR indication is embedded in the output data stream, the FOVR replaces the LSB of the 16 -bit data stream going to the 8b/10b encoder, as shown in Figure 63.


Figure 63. Overrange Indication in a Data Stream

### 8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles $+t_{\text {PD }}$ ( $t_{\text {PD }}$ of the gates and buffers is approximately 4 ns ), thus enabling a quicker reaction to an overrange event.
The input voltage level at which the overload is detected is referred to as the threshold. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 64. The FOVR is triggered 18 clock cycles $+\mathrm{t}_{\text {PD }}$ ( $\mathrm{t}_{\text {PD }}$ of the gates and buffers is approximately 4 ns ) after the overload condition occurs.


Figure 64. Programming Fast OVR Thresholds
The input voltage level at which the fast OVR is triggered is defined by Equation 2:
Full-Scale $\times$ [Decimal Value of the FOVR Threshold Bits] / 255)
The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS .
In terms of full-scale input, the fast OVR threshold can be calculated as Equation 3:
20log (FOVR Threshold / 255)

ADS54J69
www.ti.com

### 8.3.5 Power-Down Mode

The ADS54J69 provides a highly-configurable power-down mode. Power-down can be enabled by using the PDN pin or via SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2, as shown in Table 4. See the master page registers in Table 10 for further details.

Table 4. Register Address for Power-Down Modes

| REGISTER ADDRESS | COMMENT | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[7:0] (Hex) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |  |
| 20 | MASK 1 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 |  | PDN BU | ER CHB | PDN BU | ER CHA | 0 | 0 | 0 | 0 |
| 23 | MASK 2 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 |  | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | CONFIG | GLOBAL PDN | OVERRIDE PDN PIN | $\begin{gathered} \text { PDN MASK } \\ \text { SEL } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 |
| 53 |  | 0 | $\begin{aligned} & \text { MASK } \\ & \text { SYSREF } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| 55 |  | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |

To save power, the device can be put in complete power-down by using the GLOBAL PDN register bit. However, when the JESD link is required to be active during power-down, the ADC and analog buffer can be selectively powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 5 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 5. Power Consumption in Different Power-Down Settings

| REGISTER BIT | COMMENT | IAVDD3V (mA) | $\begin{aligned} & \mathrm{I}_{\mathrm{AVDD}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{DVDD}} \\ & (\mathrm{~mA}) \end{aligned}$ | IIOVDD <br> (mA) | TOTAL POWER (W) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | After reset, with a full-scale input signal to both channels | 346 | 354 | 188 | 512 | 2.66 |
| GBL PDN = 1 | The device is in a complete power-down state | 3 | 6 | 21 | 127 | 0.2 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The ADC of one channel is powered down | 284 | 221 | 130 | 461 | 2.05 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The input buffer of one channel is powered down | 270 | 352 | 188 | 516 | 2.43 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The ADC and input buffer of one channel are powered down | 206 | 220 | 129 | 465 | 1.82 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHX }=1, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A \text { and } B) \end{aligned}$ | The ADC and input buffer of both channels are powered down | 64 | 84 | 67 | 389 | 0.93 |

### 8.4 Device Functional Modes

### 8.4.1 Device Configuration

The ADS54J69 can be configured by using a serial programming interface, as described in the Serial Interface section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.
The ADS54J69 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the Register Maps section) to access all register bits.

### 8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in Figure 65. Legends used in Figure 65 are explained in Table 6. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50\% SCLK duty cycle.


Figure 65. SPI Timing Diagram

Table 6. SPI Timing Diagram Legend

| SPI BITS | DESCRIPTION | BIT SETTINGS |
| :---: | :--- | :--- |
| R/W | Read/write bit | $0=$ SPI write <br> $1=$ SPI read back |
| M | SPI bank access | $0=$ Analog SPI bank (master and ADC pages) <br> $1=$ JESD SPI bank (main digital, analog JESD, and digital <br> JESD pages) |
| P | JESD page selection bit | $0=$ Page access <br> $1=$ Register access |
| CH | SPI access for a specific channel of the JESD SPI bank | $0=$ Channel A <br> $1=$ Channel B <br> By default, both channels are being addressed. |
| A[11:0] | SPI address bits | - |
| D[7:0] | SPI data bits | - |

Table 7 shows the timing requirements for the serial interface signals in Figure 65.
Table 7. SPI Timing Requirements

|  |  | MIN | TYP |
| :--- | :---: | :---: | :---: |
| $f_{\text {SCLK }}$ | SCLK frequency (equal to 1/ $\mathrm{t}_{\text {SCLK }}$ ) | $>$ dc | MAX |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 100 | MHz |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 100 | ns |
| $\mathrm{t}_{\text {DSU }}$ | SDIN setup time | 100 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDIN hold time | 100 | ns |

### 8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains two pages (the master and ADC page). The internal register of the ADS54J69 analog SPI bank can be programmed by:

1. Driving the SEN pin low.
2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.

- Master page: write address 0011h with 80h.
- ADC page: write address 0011h with 0Fh.

3. Writing the register content, as shown in Figure 66. When a page is selected, multiple writes into the same page can be done.


Figure 66. Serial Register Write Timing Diagram

### 8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Driving the SEN pin low.
2. Selecting the page address of the register whose content must be read.

- Master page: write address 0011 h with 80 h .
- ADC page: write address 0011 h with 0 Fh.

3. Setting the R/W bit to 1 and writing the address to be read back.
4. Reading back the register content on the SDOUT pin, as shown in Figure 67. When a page is selected, multiple read backs from the same page can be done.


Figure 67. Serial Register Read Timing Diagram

### 8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, digital, and analog JESD pages). The individual pages can be selected by:

1. Driving the SEN pin low.
2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0 , as shown in Figure 68.

- Write address 4003h with 00h (LSB byte of page address).
- Write address 4004h with the MSB byte of the page address.
- For the main digital page: write address 4004h with 68h.
- For the digital JESD page: write address 4004 h with 69 h .
- For the analog JESD page: write address 4004h with 6Ah.


Figure 68. SPI Page Selection

ADS54J69
www.ti.com

### 8.4.1.5 Serial Register Write: JESD Bank

The ADS54J69 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the M bit $=1$ and the P bit $=0$.

- Write address 4003h with 00h.
- If separate control for both channels is desired, write address 4005h with 01h.
- For the main digital page: write address 4004h with 68 h.
- For the digital JESD page: write address 4004 h with 69 h.
- For the analog JESD page: write address 4004h with 6Ah.

3. Set the $M$ and $P$ bits to 1 , select channel $A(C H=0)$ or channel $B(C H=1)$, and write the register content as shown in Figure 69. When a page is selected, multiple writes into the same page can be done.


Figure 69. JESD Serial Register Write Timing Diagram

### 8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01 h (default is 00 h ).

### 8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

1. Driving the SEN pin low.
2. Select the JESD bank page. Note that the M bit $=1$ and the P bit $=0$.

- Write address 4003h with 00h.
- If separate control for both channels is desired, write address 4005 h with 01 h .
- For the main digital page: write address 4004h with 68 h.
- For the digital JESD page: write address 4004 h with 69 h .
- For the analog JESD page: write address 4004h with 6Ah.

3. Setting the R/W, $M$, and $P$ bits to 1 , selecting channel $A$ or channel $B$, and writing the address to be read back.
4. Reading back the register content on the SDOUT pin; see Figure 70. When a page is selected, multiple read backs from the same page can be done.


Figure 70. JESD Serial Register Read Timing Diagram

### 8.4.2 JESD204B Interface

The ADS54J69 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.
An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.
Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four active lanes (out of total 8 lanes), as shown in Figure 71. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.


Figure 71. ADS54J69 Block Diagram

The JESD204B transmitter block shown in Figure 72 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the $8 \mathrm{~b} / 10 \mathrm{~b}$ data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.


Figure 72. JESD204B Transmitter Block

### 8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the $\overline{\text { SYNC }}$ signal, as shown in Figure 73. When a logic low is detected on the SYNC input pin, the ADS54J69 starts transmitting comma (K28.5) characters to establish a code group synchronization.
When synchronization is complete, the receiving device asserts the $\overline{\text { SYNC }}$ signal and the ADS54J69 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J69 transmits four multi-frames, each containing K frames ( K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.


Figure 73. Lane Alignment Sequence

### 8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J69 supports a clock output, encoded, and a PRBS $\left(2^{15}-1\right)$ pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.

### 8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- $L$ is the number of lanes per link
- $M$ is the number of converters per device
- $F$ is the number of octets per frame clock period, per lane
- $S$ is the number of samples per frame per converter


### 8.4.2.4 JESD204B Frame Assembly with Decimation

Table 8 lists the available JESD204B formats and interface rate at maximum sampling frequency. At lower sampling frequencies, interface rates scale down proportionally.
Figure 74 shows the detailed frame assembly for the decimated output.
Table 8. Interface Rates with Decimation Filter

| L | M | F | S | JESD MODE REGISTER BIT | JESD PLL MODE SETTING | DECIMATION | MAX ADC OUTPUT RATE (MSPS) | MAX fistdes (Gbps) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 2 | 2 | 2 | 001 | 20x | 2X | 500 | 5.0 |
| 2 | 2 | 4 | 2 | 010 | 40x | 2X | 500 | 10.0 |



| PIN | LMFS $=4222$ 2X DECIMATION |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DAO | A1[15:8] | A1[7:0] | A3[15:8] | A3[7:0] |
| DA1 | A0[15:8] | A0[7:0] | A2[15:8] | A2[7:0] |
| DA2 | Lane DA2 is Unused |  |  |  |
| DA3 | Lane DA3 is Unused |  |  |  |
| DB0 | B1[15:8] | B1[7:0] | B3[15:8] | B3[7:0] |
| DB1 | B0[15:8] | B0[7:0] | B2[15:8] | B2[7:0] |
| DB2 | Lane DB2 is Unused |  |  |  |
| DB3 | Lane DB3 is Unused |  |  |  |



| LMFS = 2242, 2X DECIMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| Lane DA0 is Unused |  |  |  |
| AO[15:8] | A0[7:0] | A1[15:8] | A1[7:0] |
| Lane DA2 is Unused |  |  |  |
| Lane DA3 is Unused |  |  |  |
| Lane DB0 is Unused |  |  |  |
| B0[15:8] | B0[7:0] | B1[15:8] | B1[7:0] |
| Lane DB2 is Unused |  |  |  |
| Lane DB3 is Unused |  |  |  |

Figure 74. Frame Assembly with Decimation Filter

Note that after power-up, the JESD output bus must be reordered to obtain correct link parameters in the ILA sequence. Table 9 shows the required register writes to reorder the JESD output bus.

Table 9. Configuring LMFS for the JESD Link

| L | M | F | S | DECIMATION | JESD PLL MODE <br> (In JESD Analog Page) | JESD MODE REGISTER BIT (In JESD Digital Page) | $\begin{aligned} & \text { DA_BUS_REORDER } \\ & \text { REGISTER BIT } \\ & \text { (In JESD Digital Page) } \end{aligned}$ | $\begin{aligned} & \text { DB_BUS_REORDER } \\ & \text { REGISTER BIT } \\ & \text { (In JESD Digital Page) } \end{aligned}$ | REGISTER 52 <br> (In Main <br> Digital Page) | REGISTER 72 <br> (In Main <br> Digital Page) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 2 | 2 | 2 | 2X | 00h | 01h | OAh | OAh | 80h | 08h |
| 2 | 2 | 4 | 2 | 2X | 10h | 02h | OAh | OAh | 80h | 08h |

### 8.4.2.4.1 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac-coupling between the transmitter and receiver. The differential pair must be terminated with $100-\Omega$ resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 75.


Figure 75. Output Connection to Receiver

### 8.4.2.4.2 Eye Diagrams

Figure 76 to Figure 79 show the serial output eye diagrams of the ADS54J69 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.


### 8.5 Register Maps

Figure 80 shows a conceptual diagram of the serial registers.


Figure 80. Serial Interface Registers

### 8.5.1 Detailed Register Info

The ADS54J69 contains two main SPI banks: the analog SPI bank and the digital SPI bank. The analog SPI bank gives access to the ADC analog blocks and the JESD SPI bank controls the digital features and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the JESD SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). Table 10 lists a register map for the ADS54J69.

## Register Maps (continued)

Table 10. Register Map

| REGISTER ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[11:0] (Hex) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GENERAL REGISTERS |  |  |  |  |  |  |  |  |
| 0 | RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| 3 | JESD BANK PAGE SEL[7:0] |  |  |  |  |  |  |  |
| 4 | JESD BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| 11 | ANALOG BANK PAGE SEL |  |  |  |  |  |  |  |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |
| 20 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 23 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | GLOBAL PDN | $\begin{gathered} \text { OVERRIDE PDN } \\ \text { PIN } \end{gathered}$ | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| 4F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| 53 | 0 | MASK SYSREF | 0 | 0 | 0 | 0 | EN SYSREF DC COUPLING | SET SYSREF |
| 54 | ENABLE MANUAL SYSREF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 55 | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| 59 | FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| ADC PAGE (0Fh) |  |  |  |  |  |  |  |  |
| 5F | FOVR THRESHOLD PROG |  |  |  |  |  |  |  |
| MAIN DIGITAL PAGE (6800h) |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PULSE RESET |
| 41 | 0 | 0 | 0 | DECFIL MODE[3] | 0 | DECFIL MODE[2:0] |  |  |
| 42 | 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |  |
| 43 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FORMAT SEL |
| 44 | 0 | DIGITAL GAIN |  |  |  |  |  |  |
| 4B | 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 | 0 |
| MAIN DIGITAL PAGE (6800h) (continued) |  |  |  |  |  |  |  |  |

## Register Maps (continued)

Table 10. Register Map (continued)

| REGISTER ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[11:0] (Hex) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 4D | 0 | 0 | 0 | 0 | DEC MODE EN | 0 | 0 | 0 |
| 4E | CTRL NYQUIST | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 52 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |
| 72 | 0 | 0 | 0 | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 |
| AB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| AD | 0 | 0 | 0 | 0 | 0 | 0 | LSB | ECT |
| F7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG RESET |
| JESD DIGITAL PAGE (6900h) |  |  |  |  |  |  |  |  |
| 0 | CTRL K | 0 | 0 | TESTMODE EN | FLIP ADC DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| 1 | SYNC REG | SYNC REG EN | 0 | 0 | 0 | JESD MODE |  |  |
| 2 | LINK LAYER TESTMODE |  |  | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| 3 | FORCE LMFC COUNT | LMFC COUNT INIT |  |  |  |  | RELEASE ILANE SEQ |  |
| 5 | SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | FRAMES PER MULTI FRAME (K) |  |  |  |  |
| 7 | 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 | 0 |
| 31 | DA_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| 32 | DB_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| JESD ANALOG PAGE (6A00h) |  |  |  |  |  |  |  |  |
| 12 | SEL EMP LANE 1 |  |  |  |  |  | 0 | 0 |
| 13 | SEL EMP LANE 0 |  |  |  |  |  | 0 | 0 |
| 14 | SEL EMP LANE 2 |  |  |  |  |  | 0 | 0 |
| 15 | SEL EMP LANE 3 |  |  |  |  |  | 0 | 0 |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |  |
| 1A | 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| 1B | JESD SWING |  |  | 0 | FOVR CHA EN | 0 | 0 | 0 |

### 8.5.2 Example Register Writes

This section provides three different example register writes. Table 11 describes a global power-down register write, Table 12 describes the register writes to enable the high-pass filter in the default four-lane output mode (LMFS = 4222), and Table 13 describes the register writes to enable the high-pass filter in the two-lane output mode (LMFS = 2242).
Note that by default after reset, the low-pass filter and four-lane output mode are enabled and register writes are applied to both channels together.

Table 11. Global Power-Down

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| 11 h | 80 h | Set the master page |
| 26 h | COh | Set the global power-down |

Table 12. Selecting 2X Decimation with Four-Lane Mode (LMFS = 4222)

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :---: |
| 4-004h | 68h | Select the main digital page (6800h) |
| 4-003h | 00h |  |
| 6-041h | 16h | Set decimate-by-2 (high-pass filter) |
| 6-04Dh | 08h | Enable decimation filter control |
| 6-072h | 08h | Enable the ALWAYS WRITE 1 register bit (for output bus reorder) |
| 6-052h | 80h | Enable the ALWAYS WRITE 1 register bit (for output bus reorder) |
| 6-000h | 01h | Pulse the PULSE RESET register bit so that registers programmed in the main digital page (6800h) become effective. |
| 6-000h | 00h |  |
| 4-004h | 69h | Select the JESD digital page (6900h) |
| 4-003h | 00h |  |
| 6-031h | OAh | Output bus reorder for channel A |
| 6-032h | 0Ah | Output bus reorder for channel B |
| 6-001h | 01h | JESD filter mode + 4-lanes output selection |

Table 13. Selecting 2X Decimation with Two-Lane Mode (LMFS = 2242)

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| $4-004 \mathrm{~h}$ | 68 h | COMMENT |
| $4-003 \mathrm{~h}$ | 00 h | Select the main digital page (6800h) |
| $6-041 \mathrm{~h}$ | 16 h | Set decimate-by-2 (high-pass filter) |
| $6-04 \mathrm{~h}$ | 08 h | Enable decimation filter control |
| $6-072 \mathrm{~h}$ | 08 h | Set the ALWAYS WRITE 1 register bit (for output bus reorder) |
| $6-052 \mathrm{~h}$ | 80 h | Set the ALWAYS WRITE 1 register bit (for output bus reorder) |
| $6-000 \mathrm{~h}$ | 01 h | Pulse the PULSE RESET register bit so that registers programmed in the main <br> digital page (6800h) become effective. |
| $6-000 \mathrm{~h}$ | 00 h | Select the JESD digital page (6900h) |
| $4-004 \mathrm{~h}$ | 69 h | Output bus reorder for channel A |
| $4-003 \mathrm{~h}$ | 00 h | Output bus reorder for channel B |
| $6-031 \mathrm{~h}$ | 0 hh | JESD filter mode + 2-lanes output selection |
| $6-032 \mathrm{~h}$ | 0 h | Select the JESD analog page (6A00h) |
| $6-001 \mathrm{~h}$ | 02 h | JESD PLL MODE 40x selection in the analog page |
| $4-004 \mathrm{~h}$ | 00 h |  |
| $4-003 \mathrm{~h}$ | 02 h |  |
| $6-016 \mathrm{~h}$ |  |  |

### 8.5.3 Register Descriptions

### 8.5.3.1 General Registers

### 8.5.3.1.1 Register Oh (address = Oh)

Figure 81. Register Oh

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| W-Oh | W-Oh | $\mathrm{W}-0 \mathrm{O}$ | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-0 \mathrm{~h}$ | W -Oh | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ |

LEGEND: $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 14. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |

### 8.5.3.1.2 Register 3h (address = 3h)

Figure 82. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; -n = value after reset
Table 15. Register 3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[7:0] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br> $6800 \mathrm{~h}=$ Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected <br> $6 A 00 \mathrm{~h}=$ JESD analog page selected |
|  |  |  |  |  |

### 8.5.3.1.3 Register 4h (address = 4h)

Figure 83. Register 4h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 16. Register 4h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[15:8] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br>  |
|  |  |  |  | $6800 \mathrm{~h}=$ Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected <br> $6 A 00 \mathrm{~h}=\mathrm{JESD}$ analog page selected |

### 8.5.3.1.4 Register 5h (address $=5 \mathrm{~h}$ )

Figure 84. Register 5h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| W-Oh | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{R} / \mathrm{W}-0 \mathrm{~h}$ |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 17. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DISABLE BROADCAST | R/W | Oh | $0=$ Normal operation; channel $A$ and $B$ are programmed as a pair <br> $1=$ Channel A and B can be individually programmed based on the <br> CH bit (keep $\mathrm{CH}=0$ for channel $\mathrm{A}, \mathrm{CH}=1$ for channel B). |

### 8.5.3.1.5 Register 11h (address $=11 \mathrm{~h}$ )

Figure 85. Register 11h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG PAGE SELECTION |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 18. Register 11h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | ANALOG BANK PAGE SEL | R/W | Oh | Program these bits to access the desired page in the analog bank. <br> Master page $=80 \mathrm{~h}$ <br> ADC page $=0 \mathrm{Fh}$ |

### 8.5.3.2 Master Page (080h) Registers

### 8.5.3.2.1 Register 20h (address $=20 h$ ), Master Page (080h)

Figure 86. Register 20h

| 7 | 6 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| PDN ADC CHA |  | 1 |  |  |
| R/W-Oh |  | PDN ADC CHB |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 19. Registers 20h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHA | R/W | Oh | There are two power-down masks that are controlled via the |
| $3-0$ | PDN ADC CHB | R/W | Oh | PDN mask register bit in address 55h. Power-down mask 1 or <br> mask 2 are selected via register bit 5 in address 26h. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> 0Fh = Power-down CHB only. <br> FOh = Power-down CHA only. <br> FFh = Power-down both. |

### 8.5.3.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 87. Register 21h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 20. Register 21h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. Power-down mask 1 or |  |  |  |  |
| mask 2 are selected via register address 26h, bit 5. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| There are two buffers per channel. One buffer drives two ADC |  |  |  |  |
| cores. |  |  |  |  |
| PDN BUFFER CHx: |  |  |  |  |
| P-4 | PDN BUFFER CHA | R/W | Oh | $11=$ Both buffers of a channel are active. <br> $01-10=$ Do not use. |
| $3-0$ | 0 |  |  |  |

### 8.5.3.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 88. Register 23h

| 7 | 6 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| PDN ADC CHA |  | 1 |  |  |
| R/W-Oh |  | PDN ADC CHB |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 21. Register 23h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHA | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. Power-down mask 1 or |  |  |  |  |
| mask 2 are selected via register address 26h, bit 5. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| OFh = Power-down CHB only. |  |  |  |  |
| FOh = Power-down CHA only. |  |  |  |  |
| FFh = Power-down both. |  |  |  |  |

### 8.5.3.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 89. Register 24h

| 7 | 6 | 5 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |  |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 22. Register 24h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the <br> PDN mask register bit in address 55h. Power-down mask 1 or <br> mask 2 are selected via register address 26h, bit 5. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> Power-down mask 2: addresses 23h and 24h. <br> There are two buffers per channel. One buffer drives two ADC <br> cores. <br> PDN BUFFER CHx: <br> 00 = Both buffers of a channel are active. <br> $11=$ Both buffers are powered down. <br> 01-10 = Do not use. |
|  | PDN BUFFER CHA | R/W | Oh |  |
| $3-0$ | 0 |  | W |  |

ADS54J69
www.ti.com

### 8.5.3.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 90. Register 26h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GLOBAL PDN | OVERRIDE <br> PDN PIN | PDN MASK <br> SEL | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 23. Register 26h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | GLOBAL PDN | R/W | Oh | Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be <br> programmed. <br> $0=$ Normal operation <br> $1=$ Global power-down via the SPI |
| 6 | OVERRIDE PDN PIN | R/W | Oh | This bit ignores the power-down pin control. <br> $0=$ Normal operation <br> $1=$ Ignores inputs on the power-down pin |
| 5 | PDN MASK SEL | R/W | Oh | This bit selects power-down mask 1 or mask 2. <br> $0=$ Power-down mask 1 <br> 1 Power-down mask 2 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.6 Register 39h (address = 39h), Master Page (080h)

Figure 91. Register 39h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PERF MODE[1:0] | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 24. Register 39h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PERF MODE[1:0] | R/W | Oh | Set all four PERF MODE[3:0] bits together. <br> Bits are located in register address 39h, 3Ah, and 56h in the <br> master page. |
| $5-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.7 Register 3Ah (address = 3Ah), Master Page (080h)

Figure 92. Register 3Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | PERF MODE[2] | 0 | 0 | 0 | 0 | 0 |
| W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 25. Register 3Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | PERF MODE[2] | R/W | Oh | Set all four PERF MODE[3:0] bits together. <br> Bits are located in register address 39h, 3Ah, and 56h in the <br> master page. |
| $5-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.8 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 93. Register 4Fh

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| $W$ W-Oh | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{R} / \mathrm{W}-0 \mathrm{~h}$ |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 26. Register 4Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | EN INPUT DC COUPLING | R/W | Oh | Enables dc-coupling between the analog inputs and driver by <br> changing the internal biasing resistor between the analog inputs <br> and VCM from $600 \Omega$ to $5 \mathrm{k} \Omega$. <br> $0=$ Disable dc-coupling support <br> $1=$ Enable dc-coupling support |

### 8.5.3.2.9 Register 53h (address = 53h), Master Page (080h)

Figure 94. Register 53h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | MASK <br> SYSREF | 0 | 0 | 0 | 0 | EN SYSREF <br> DC COUPLING | SET SYSREF |
| W-Oh | R/W-Oh | W-0h | W-Oh | W-Oh | W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 27. Register 53h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | MASK SYSREF | R/W | Oh | $0=$ Normal operation <br> $1=$ Ignores the SYSREF input |
| $5-2$ | 0 | W | Oh | Must write 0 |
| 1 | EN SYSREF DC COUPLING | R/W | Oh | Enables a higher common-mode voltage input on the SYSREF <br> signal (up to 1.6 V). <br> $0=$ Normal operation <br> $1=$ Enables a higher SYSREF common-mode voltage support |
| 0 | SET SYSREF | R/W | Oh | $0=$ Set SYSREF low <br> $1=$ Set SYSREF high |

### 8.5.3.2.10 Register 54h (address = 54h), Master Page (080h)

Figure 95. Register 54h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE <br> MANUAL <br> SYSREF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-0h |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 28. Register 54h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | ENABLE MANUAL SYSREF | R/W | Oh | This bit enables manual SYSREF |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.11 Register 55h (address $\boldsymbol{=}$ 55h), Master Page (080h)

Figure 96. Register 55h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 29. Register 55h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | PDN MASK | R/W | Oh | This bit enables power-down via a register bit. <br> $0=$ Normal operation <br> $1=$ Power-down is enabled by powering down internal blocks as <br> specified in the selected power-down mask |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.12 Register 56h (address = 56h), Master Page (080h)

Figure 97. Register 56h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | PERF MODE[3] | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |  |

LEGEND: $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 30. Register 56h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| 2 | PERF MODE[3] | W | Oh | Set all four PERF MODE[3:0] bits together. <br> Bits are located in register address 39h, 3Ah, and 56h in the <br> master page. |
| $1-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.2.13 Register 59h (address $=59 \mathrm{~h}$ ), Master Page (080h)

Figure 98. Register 59h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-0h | W-Oh | W-0h |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 31. Register 59h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | FOVR CHB | W | Oh | Outputs the FOVR signal for channel B on the SDOUT pin. <br> $0=$ Normal operation <br> $1=$ Outputs FOVR on the SDOUT pin |
| 6 | 0 | W | Oh | Must write 0 |
| 5 | ALWAYS WRITE 1 | R/W | Oh | Must write 1 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.3 ADC Page (OFh) Registers

### 8.5.3.3.1 Registers 5F (addresses = 5F), ADC Page (0Fh)

Figure 99. Register 5F

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; -n = value after reset
Table 32. Registers 5F Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | FOVR THRESHOLD PROG | R/W | E3h | Program the fast OVR thresholds together for channel A and B, <br> as described in the Overrange Indication section. |

### 8.5.3.4 Main Digital Page (6800h) Registers

### 8.5.3.4.1 Register Oh (address = Oh), Main Digital Page (6800h)

Figure 100. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 33. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | PULSE RESET | R/W | Oh | Must be pulsed after power-up or after configuring registers in <br> the main digital page of the JESD bank. Any register bits in the <br> main digital page (6800h) take effect only after this bit is pulsed; <br> see the Start-Up Sequence section for the correct sequence. <br> $0=$ Normal operation <br> $0 \rightarrow 1 \rightarrow 0=$ Bit is pulsed |

### 8.5.3.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

Figure 101. Register 41h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | DECFIL MODE[3] | 0 | 1 |
| $W-0 h$ | $W-O h$ | W-Oh | R/W-Oh | W-Oh | DECFIL MODE[2:0] |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 34. Register 41h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | DECFIL MODE[3] | R/W | Oh | Refer Table 35. |
| 3 | 0 | W | Oh | Must write 0 |
| $2-0$ | DECFIL MODE[2:0] | R/W | 2h | These bits select the decimation filter mode. Table 35 lists the bit <br> settings. <br> Register bit DEC MODE EN (register 4Dh, bit 3) must also be <br> enabled. |

Table 35. DECFIL MODE Bit Settings

| DEC MODE EN (REGISTER 4Dh, BIT 3) | BITS (4, 2-0) | FILTER MODE | DECIMATION |
| :---: | :---: | :---: | :---: |
| 0 | XXXX | Low-pass filter | $2 X$ |
| 1 | 1010 | Low-pass filter | $2 X$ |
| 1 | 1110 | High-pass filter | $2 X$ |
| 1 | Others | Do not use | - |

### 8.5.3.4.3 Register 42h (address $=42 \mathrm{~h})$, Main Digital Page (6800h)

Figure 102. Register 42h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 36. Register 42h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-3 | 0 | W | Oh | Must write 0 |
| 2-0 | NYQUIST ZONE | R/W | Oh | The Nyquist zone must be selected for proper interleaving correction. Here Nyquist refers to Device Clock/2. For 1 GSPS Device clock, Nyquist frequency is 500 MHz . Also set register bit CTRL NYQUIST (4Eh, bit 7). <br> $000=1$ st Nyquist zone ( 0 MHz to 500 MHz ) <br> $001=2 n d$ Nyquist zone ( 500 MHz to 1000 MHz ) <br> $010=3$ rd Nyquist zone ( 1000 MHz to 1500 MHz ) <br> All others = Not used |

8.5.3.4.4 Register 43h (address $=43 \mathrm{~h})$, Main Digital Page $(6800 \mathrm{~h})$

Figure 103. Register 43h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | FORMAT SEL |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 37. Register 43h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | FORMAT SEL | R/W | Oh | Changes the output format. Set the FORMAT EN bit (register <br> 4Bh, bit 5) to enable control using this bit. <br> $0=$ Twos complement <br> $1=$ Offset binary |

### 8.5.3.4.5 Register 44h (address $=44 \mathrm{~h})$, Main Digital Page (6800h)

Figure 104. Register 44h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | DIGITAL GAIN |  |  |
| R/W-Oh |  | R/W-Oh |  |  |  |

LEGEND: R/W = Read/Write; - $\mathrm{n}=$ value after reset
Table 38. Register 44h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | R/W | Oh | Must write 0 |
| $6-0$ | DIGITAL GAIN | R/W | Oh | Digital gain setting. Digital gain must be enabled (register 52h, <br> bit 0). <br> Gain in $\mathrm{dB}=20$ log (digital gain / 32). <br> $7 \mathrm{Fh}=127$, equals digital gain of 9.5 dB. |

### 8.5.3.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

Figure 105. Register 4Bh

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 39. Register 4Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | FORMAT EN | R/W | Oh | This bit enables control for data format selection using the <br> FORMAT SEL register bit. <br> $0=$ Default, output is in twos complement format <br> $1=$ Output is in offset binary format after the FORMAT SEL bit is <br> set |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

Figure 106. Register 4Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DEC MOD EN | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 40. Register 4Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | DEC MOD EN | R/W | Oh | This bit enables control of decimation filter mode via the DECFIL <br> MODE[3:0] register bits. <br> $0=$ Default <br> = Decimation modes control is enabled |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Figure 107. Register 4Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL NYQUIST | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-Oh | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 41. Register 4Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL NYQUIST | R/W | Oh | This bit enables selecting the Nyquist zone using register 42h, <br> bits 2-0. <br> $0=$ Selection disabled <br> $1=$ Selection enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 108. Register 52h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-0h | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 42. Register 52h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | ALWAYS WRITE 1 | W | Oh | This bit enables output bus reorder using the <br> Dx BUS REORDER[7:0] bits. Set this bit along with register <br> 72h, bit 3 in the main digital page. |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG GAIN EN | R/W | Oh | Enables selecting the digital gain for register 44h. <br> $0=$ Digital gain disabled <br> $1=$ Digital gain enabled |

### 8.5.3.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 109. Register 72h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

LEGEND: $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 43. Register 72h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | ALWAYS WRITE 1 | W | Oh | This bit enables output bus reorder using the <br> Dx BUS_REORDER[7:0] bits. Set this bit along with register <br> 52 h, bit 7 in the main digital page. |
| $2-0$ | 0 | W | Oh | Must write 0 |

ADS54J69
www.ti.com

### 8.5.3.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 110. Register ABh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 44. Register ABh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | LSB SEL EN | R/W | Oh | Enables control for the LSB SELECT register bit. <br> $0=$ Default <br> $1=$ The LSB of the 16-bit ADC data can be programmed as fast <br> OVR using the LSB SELECT bit |

### 8.5.3.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 111. Register ADh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | LSB SELECT |
| $W$-Oh | W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-O h ~$ |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 45. Register ADh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | LSB SELECT | R/W | Oh | Enables output of the FOVR flag instead of the output data LSB. <br> $00=$ Output is 16-bit data <br> $11=$ Output data LSB is replaced by the FOVR information for <br> each channel |

### 8.5.3.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 112. Register F7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG RESET |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: $\mathrm{W}=\mathrm{Write}$ only; $-\mathrm{n}=$ value after reset
Table 46. Register F7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG RESET | W | Oh | Self-clearing reset for the digital block. Does not include the <br> interleaving correction. <br> $0=$ Normal operation <br> $1=$ Digital reset |

### 8.5.3.5 JESD Digital Page (6900h) Registers

### 8.5.3.5.1 Register Oh (address = Oh), JESD Digital Page (6900h)

Figure 113. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL K | 0 | 0 | TESTMODE <br> EN | FLIP ADC <br> DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-0h | W-Oh | W-0h | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 47. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | CTRL K | R/W | Oh | Enable bit for a number of frames per multi-frame. <br> $0=$ Default is five frames per multi-frame <br> 1 = Frames per multi-frame can be set in register 06h |
| 6-5 | 0 | W | Oh | Must write 0 |
| 4 | TESTMODE EN | R/W | Oh | This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> 1 = Test mode enabled |
| 3 | FLIP ADC DATA | R/W | Oh | $0=$ Normal operation <br> 1 = Output data order is reversed: MSB to LSB |
| 2 | LANE ALIGN | R/W | Oh | This bit inserts the lane alignment character (K28.3) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> 1 = Inserts lane alignment characters |
| 1 | FRAME ALIGN | R/W | Oh | This bit inserts the lane alignment character (K28.7) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> 1 = Inserts frame alignment characters |
| 0 | TX LINK DIS | R/W | Oh | This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. <br> $0=$ Normal operation <br> 1 = ILA disabled |

ADS54J69
www.ti.com

### 8.5.3.5.2 Register 1 h (address $=1 \mathrm{~h}$ ), JESD Digital Page (6900h)

Figure 114. Register 1h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC REG | SYNC REG EN | 0 | 0 | 0 | 1 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | JESD MODE |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 48. Register 1h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SYNC REG | R/W | Oh | Register control for sync request. <br> o = Normal operation <br> = ADC output data are replaced with K28.5 characters; the SYNC <br> REG EN register bit must also be set to 1 |
| 6 | SYNC REG EN | R/W | Oh | Enables register control for sync request. <br> $0=$ Use the SYNC pin for sync requests <br> $1=$ Use the SYNC REG register bit for sync requests |
| $5-3$ | 0 | W | Oh | Must write 0 |

### 8.5.3.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 115. Register 2h

| 7 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LINK LAYER TESTMODE | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 49. Register 2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | LINK LAYER TESTMODE | R/W | Oh | These bits generate a pattern according to section 5.3.3.8.2 of the JESD204B document. <br> $000=$ Normal ADC data <br> 001 = D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) <br> $100=12$-octet RPAT jitter pattern <br> All others = Not used |
| 4 | LINK LAYER RPAT | R/W | Oh | This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode $=100$ ). <br> $0=$ Normal operation <br> 1 = Changes disparity |
| 3 | LMFC MASK RESET | R/W | Oh | Masks the LMFC reset coming to the digital block. <br> $0=$ LMFC reset is not masked <br> $1=$ Ignore the LMFC reset request |
| 2-0 | 0 | W | Oh | Must write 0 |

### 8.5.3.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 116. Register 3h

| 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| FORCE LMFC <br> COUNT |  |  | LMFC COUNT INIT | 2 |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 50. Register 3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | FORCE LMFC COUNT | R/W | Oh | This bit forces the LMFC count. <br> $0=$ Normal operation <br> $1=$ Enables using a different starting value for the LMFC <br> counter |
| $6-2$ | MASK SYSREF |  | R/W | Oh |
| $1-0$ | RELEASE ILANE SEQ | When SYSREF transmits to the digital block, the LMFC count <br> resets to 0 and K28.5 stops transmitting when the LMFC count <br> reaches 31. The initial value that the LMFC count resets to can <br> be set using LMFC COUNT INIT. In this manner, the receiver <br> can be synchronized early because the LANE ALIGNMENT <br> SEQUENCE is received early. The FORCE LMFC COUNT <br> register bit must be enabled. |  |  |
|  |  | R/W | Oh | These bits delay the generation of the lane alignment sequence <br> by $0,1,2$ or 3 multi-frames after the code group <br> Synchronization. <br> $00=0$ <br> $01=1$ <br> $10=2$ |

### 8.5.3.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 117. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Undefined | W-Oh | W-Oh | W-0h | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 51. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SCRAMBLE EN | R/W | Undefined | Scrambles the enable bit in the JESD204B interface. <br> $0=$ Scrambling disabled <br> $1=$ Scrambling enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 118. Register 6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | FRAMES PER MULTI FRAME (K) |  |  |
| $W-0 h$ | $W-O h$ | $W-O h$ | R/W-8h |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 52. Register 6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | FRAMES PER MULTI FRAME (K) | R/W | 8 h | These bits set the number of multi-frames. <br> Actual K is the value in hex +1 (that is, 0 Oh is $\mathrm{K}=16$ ). |

### 8.5.3.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 119. Register 7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 |  |
| W-Oh | W-Oh | $W-0 h$ | $W-0 h$ | $R / W-1 h$ | W-0h | W-Oh |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 53. Register 7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | SUBCLASS | R/W | 1h | This bit sets the JESD204B subclass. <br> $000=$ Subclass 0 is backward compatible with JESD204A <br> $001=$ Subclass 1 deterministic latency using the SYSREF signal |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.5.8 Register 31h (address = 31h), JESD Digital Page ( 6900 h )

Figure 120. Register 31h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 54. Register 31h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DA_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output lanes in decimate-by-2 mode. Table 12 lists <br> the supported combinations of these bits. |

### 8.5.3.5.9 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 121. Register 32h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 55. Register 32h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | DB_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output tanes in decimate-by-2 mode. Table 12 lists <br> the supported combinations of these bits. |

### 8.5.3.6 JESD Analog Page (6A00h) Register

### 8.5.3.6.1 Registers 12h-5h (address = 12h-5h), JESD Analog Page (6A00h)

Figure 122. Register 12h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 1 | 2 | 0 |  |  |
|  | R/W-Oh | W-Oh | 0 |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Figure 123. Register 13h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 0 | 2 | 0 |  |  |
|  | R/W-Oh | W-0h |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Figure 124. Register 14h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | ---: | ---: | :---: | :---: |
|  | SEL EMP LANE 2 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Figure 125. Register 15h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | ---: | :---: | :---: | :---: |
|  | SEL EMP LANE 3 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 56. Registers 12h-15h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | SEL EMP LANE 1, 0, 2, or 3 | R/W | Oh | Selects the amount of de-emphasis for the JESD output <br> transmitter. The de-emphasis value in dB is measured as the <br> ratio between the peak value after the signal transition to the <br> settled value of the voltage in one bit period. <br> $000000=00 \mathrm{~dB}$ <br> $000001=-1 \mathrm{~dB}$ <br> $000011=-2 \mathrm{~dB}$ <br>  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $0001111=-4.1 \mathrm{~dB}$ |  |  |  |  |
| $011111=-6.2 \mathrm{~dB}$ |  |  |  |  |
| $111111=-11.2 \mathrm{~dB}$ |  |  |  |  |
|  |  | W-Oh | Oh | Must write 0 |
| $1-0$ | 0 |  |  |  |

### 8.5.3.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 126. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 57. Register 16h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |

8.5.3.6.3 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

Figure 127. Register 1Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 58. Register 1Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | FOVR CHA | R/W | Oh | Outputs the FOVR signal for channel A on the PDN pin. FOVR <br> CHA EN (register 1Bh, bit 3) must be enabled. <br> $0=$ Normal operation <br> 1 FOVR on the PDN pin |
| 0 | 0 | W | Oh | Must write 0 |

### 8.5.3.6.4 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 128. Register 1Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD SWING | 0 | FOVR CHA EN | 0 | 0 | 0 |  |
| R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 59. Register 1Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | JESD SWING | R/W | Oh | Selects the output differential amplitude $\mathrm{V}_{\mathrm{OD}}\left(\mathrm{m} \mathrm{V}_{\mathrm{PP}}\right.$ ) of the JESD transmitter (for all lanes). $\begin{aligned} & 0=860 \mathrm{mV} \mathrm{VPP} \\ & 1=810 \mathrm{mV} \mathrm{~V}_{\mathrm{P}} \\ & 2=770 \mathrm{mV} \mathrm{~V}_{\mathrm{PP}} \\ & 3=745 \mathrm{mV} \mathrm{~V}_{\mathrm{PP}} \\ & 4=960 \mathrm{mV} \mathrm{P}_{\mathrm{P}} \\ & 5=930 \mathrm{mV} \mathrm{P}_{\mathrm{P}} \\ & 6=905 \mathrm{mV} \mathrm{~V}^{2} \mathrm{mV} \\ & 7=880 \end{aligned}$ |
| 4 | 0 | W | Oh | Must write 0 |
| 3 | FOVR CHA EN | R/W | Oh | Enables overwriting the PDN pin with the FOVR signal from channel A . <br> $0=$ Normal operation <br> 1 = PDN is overwritten |
| 2-0 | JESD PLL MODE | R/W | Oh | Must write 0 |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Start-Up Sequence

The steps described in Table 60 are the recommended power-up sequence with the ADS54J69 in 20X or 40X mode.

Table 60. Initialization Sequence

| STEP | SEQUENCE | DESCRIPTION | PAGE BEING PROGRAMMED | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Power-up the device | Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V , AVDD to 1.9 V , and AVDD3V to 3.0 V . | - | See the Power Sequencing and Initialization section for power sequence requirements. |
| 2 | Reset the device | Hardware reset |  |  |
|  |  | Apply a hardware reset by pulsing pin 48 (low->high->low). | - | A hardware reset clears all registers to their default values. |
|  |  | Software reset: Register writes equivalent to a hardware reset are: |  |  |
|  |  | Write address 0-000h with 81 h . | General register | Reset registers in the ADC page and master page of the analog bank This bit is a self-clearing bit. |
|  |  |  |  | This bit is a self-clearing bit. |
|  |  | Write address 4-001h with 00h and address 4-002h with 00h. | Unused page | Clear any unwanted content from the unused pages of the JESD bank. |
|  |  | Write address 4-003h with 00h and address 4-004h with 68h. | - | Select the main digital page of the JESD bank. |
|  |  | Write address 6-0F7h with 01h for channel A. | Main digital page (JESD bank) | Use the DIG RESET register bit to reset all pages in the JESD bank. |
|  |  |  |  | This bit is a self-clearing bit. |
|  |  | Write address 6-000h with 01h, then address 6-000h with 00h. |  | Pulse the PULSE RESET register bit for both channels. |
| 3 | Performance modes | Write address 0-011h with 80h. | - | Select the master page of the analog bank. |
|  |  | Write address 0-059h with 20h. | Master page (analog bank) | Set the ALWAYS WRITE 1 bit. |
| 4 | Program registers for 20X or 40X serialization and program the HPF or LPF filter | The JESD mode (in the JESD digital page) and JESD PLL mode (in the JESD analog page) register bits control 20X or 40X serialization. By default after reset, the device is in 20X serialization mode (4-lanes output). |  |  |
|  |  | Write address 4-003h with 00h and address 4-004h with 69h. | - | Select the JESD digital page. |
|  |  | Write address 6-000h with 80h. | JESD digital page (JESD bank) | Set the CTRL K bit for both channels to program K for the SYSREF signal frequency in step 5. |
|  |  | Write address 6-001h with 01h. |  | Enable 20X serialization (4-lane output, default setting after reset). |
|  |  | Write address 6-001h with 02h. |  | Enable 40X serialization (2-lane output). |
|  |  | Write address 4-003h with 00h and address 4-004h with 6Ah. | JESD analog page (JESD bank) | Select the JESD analog page. |
|  |  | Write address 6-016h with 00h |  | Enable 20X serialization (4-lane output, default setting after reset). |
|  |  | Write address 6-016h with 02h |  | To enable 40X serialization (2-lane output). |
|  |  | Write address 4-003h with 00h and address 4-004h with 68h. | Main digital page (JESD bank) | Select the main digital page. |
|  |  | Write address 6-052h with 80h and address 6-072h with 08h. |  | Set the ALWAYS WRITE 1 bit (enables correct order of the JESD output lanes). |
|  |  | Write address 6-04Dh with 08h |  | Enable the decimation filter programming. |
|  |  | Write address 6-041h with 12h |  | Enable the low-pass filter (default setting after reset). |
|  |  | Write address 6-041h with 16h |  | Enable the high-pass filter. |
|  |  | Write address 6-000h with 01h and address 6-000h with 00h. |  | Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed. |

## Table 60. Initialization Sequence (continued)

| STEP | SEQUENCE | DESCRIPTION |  |
| :---: | :--- | :--- | :--- | :--- |
| 5 |  | PAGE BEING <br> PROGRAMMED | COMMENT |

### 9.1.2 Hardware Reset

Figure 129 and Table 61 show the timing for a hardware reset.


Figure 129. Hardware Reset Timing Diagram

Table 61. Timing Requirements for Figure 129

|  |  | MIN $\quad$ TYP $\quad$ MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{1}$ | Power-on delay from power-up to active high RESET pulse | 1 | ms |
| $\mathrm{t}_{2}$ | Reset pulse duration: active high RESET pulse duration | 10 | ns |
| $\mathrm{t}_{3}$ | Register write delay: delay from RESET disable to SEN active | 100 | ns |

### 9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16-bit ADC. The thermal noise limits SNR at low input frequencies and the clock jitter sets SNR for higher input frequencies. The decimation-by-2 process gives approximately an additional $3-\mathrm{dB}$ improvement in SNR.

$$
\begin{equation*}
S N R_{A D C}[d B c]=-3-20 \log \sqrt{\left(10^{-\frac{S N R_{\text {Quantization }} \text { Noise }}{20}}\right)^{2}+\left(10^{-\frac{S N R_{\text {Therrmal }} \text { Noise }}{20}}\right)^{2}+\left(10^{-\frac{S N R_{\text {Itter }}}{20}}\right)^{2}} \tag{4}
\end{equation*}
$$

The SNR limitation resulting from the sample clock jitter can be calculated by Equation 5:

$$
\begin{equation*}
S_{N R_{\text {Jitter }}[d B c]=-20 \log \left(2 \pi \times f_{\text {in }} \times T_{\text {Jitter }}\right), ~(2)} \tag{5}
\end{equation*}
$$

The total clock jitter ( $T_{\text {Jitter }}$ ) has two components: the internal aperture jitter ( $145 \mathrm{f}_{\mathrm{S}}$ ) is set by the noise of the clock input buffer and the external clock jitter. $\mathrm{T}_{\text {Jitter }}$ can be calculated by Equation 6:

$$
\begin{equation*}
T_{\text {Jitter }}=\sqrt{\left(T_{\text {Jitter, Ext_Clock_Input }}\right)^{2}+\left(T_{\text {Aperture_ADC }}\right)^{2}} \tag{6}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

The ADS54J69 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of $120 \mathrm{f}_{\mathrm{s}}$. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 130.


Figure 130. SNR versus Input Frequency and External Clock Jitter
Half-band decimation filtering employed by the ADS54J69 reduces the affect of all contributors to SNR by 3 dB . Filtering makes the SNR curve in Figure 130 start at 74 dBFS despite a thermal noise of 71.1 dBFS .
Decimation filtering also improves the affect of jitter noise by 3 dB , and is equivalent to having $102 \mathrm{f}_{\mathrm{S}}$ as the effective aperture jitter instead of $120 \mathrm{f}_{\mathrm{S}}$.

### 9.2 Typical Application

The ADS54J69 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 131.


NOTE: GND = AGND and DGND connected in the PCB layout.
Figure 131. AC-Coupled Receiver

## Typical Application (continued)

### 9.2.1 Design Requirements

### 9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc driving circuits, the ADC input impedance must be considered. Figure 132 and Figure 133 show the impedance $\left(Z_{\mathbb{I N}}=\mathrm{R}_{\mathbb{I N}}| | \mathrm{C}_{\mathbb{I N}}\right)$ across the $\operatorname{ADC}$ input pins.


Figure 132. $\mathbf{R}_{\text {IN }}$ vs Input Frequency


Figure 133. $\mathrm{C}_{\mathrm{IN}}$ vs Input Frequency

By using the simple drive circuit of Figure 134, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.


Figure 134. Input Drive Circuit

### 9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 134.

## Typical Application (continued)

### 9.2.3 Application Curves

Figure 135 and Figure 136 show the typical performance at 170 MHz and 230 MHz , respectively.


SNR $=73 \mathrm{dBFS} ;$ SFDR $=93 \mathrm{dBc} ;$ SINAD $=73.18 \mathrm{dBFS}$;
THD $=89 \mathrm{dBc} ; H D 2=93 \mathrm{dBc} ; H D 3=103 \mathrm{dBc}$;
IL spur $=99 \mathrm{dBc}$; non HD2, HD3 spur $=94 \mathrm{dBc}$
Figure 135. FFT for 170-MHz Input Signal

$\mathrm{SNR}=71.6 \mathrm{dBFS} ; \operatorname{SFDR}=80 \mathrm{dBc} ;$ SINAD $=71 \mathrm{dBFS} ;$ THD $=79 \mathrm{dBc} ; \mathrm{HD} 2=-80 \mathrm{dBc} ;$ HD3 $=-96 \mathrm{dBc}$; IL spur $=85 \mathrm{dBc}$; non HD2, HD3 spur $=92 \mathrm{dBc}$

Figure 136. FFT for 310-MHz Input Signal

## 10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a $3.0-\mathrm{V}$ nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the Recommended Operating Conditions table.

### 10.1 Power Sequencing and Initialization

Figure 137 shows the suggested power-up sequencing for the device. Note that the 1.15 -V IOVDD supply must rise before the $1.9-\mathrm{V}$ DVDD supply. If the $1.9-\mathrm{V}$ DVDD supply rises before the $1.15-\mathrm{V}$ IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).


Figure 137. Power Sequencing for the ADS54Jxx Family of Devices

## 11 Layout

### 11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 138. A complete layout of the EVM is available from the ADS54J69EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of Figure 138 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 138 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a $0.1-\mu \mathrm{F}$ decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.


### 11.2 Layout Example



Figure 138. ADS54J69EVM layout

## 12 Device and Documentation Support

### 12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

- ADS54J20 Dual-Channel, 12-Bit, 1.0-GSPS, Analog-to-Digital Converter
- ADS54J40 Dual-Channel, 14-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter
- ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J66 Quad-Channel, 14-Bit, 500-MSPS ADC with Integrated DDC
- ADS54J69EVM User's Guide


### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect Tl's views; see TI's Terms of Use.
TI E2E ${ }^{\text {TM }}$ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS54J691RMP | ACTIVE | VQFN | RMP | 72 | 168 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J69 | Samples |
| ADS54J69IRMPT | ACTIVE | VQFN | RMP | 72 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J69 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as " Pb -Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal

| Device | Package <br> Name | Package <br> Type | Pins | SPQ | Unit array <br> matrix | Max <br> temperature <br> $\left({ }^{\circ} \mathbf{C}\right)$ | L (mm) | W <br> $(\mathbf{m m})$ | K0 <br> $(\boldsymbol{\mu m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{C L}$ <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS54J69IRMP | RMP | VQFNP | 72 | 168 | $8 \times 21$ | 150 | 315 | 135.9 | 7620 | 14.65 | 11 |
| $(\mathbf{m m})$ |  |  |  |  |  |  |  |  |  |  |  |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).


NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    (1) The RESET, SCLK, SDIN, and PDN pins have a $20-\mathrm{k} \Omega$ (typical) internal pulldown resistor to ground, and the SEN pin has a $20-\mathrm{k} \Omega$ (typical) pullup resistor to IOVDD.
    (2) The SYSREFP and SYSREFM pins are internally biased to the $1.3-\mathrm{V}$ common-mode voltage through a $5-\mathrm{k} \Omega$ resistor.
    (3) When functioning as an OVR pin for channel B.
    (4) $100-\Omega$ differential termination.

