TI-RSLKMAX

Texas Instruments Robotics System Learning Kit






Module 3

Lecture: ARM Cortex M Architecture Digital Logic

Introduction to Digital Logic

You will learn in this module


- Fundamentals of digital logic
 - Digital versus analog
 - Gate-level view
 - NOT
 - o AND
 - o OR
 - XOR or EOR
 - Addition
 - Introduction to the processor



Digital versus analog

We use electric signals to represent information


- Analog
 - Voltage is analogous to signal
 - Minimum and maximum
 - Continuous relationship
 - Physical interaction with the real world
- Digital
 - *n* digital signals represent an *n*-bit integer
 - Minimum and maximum
 - Discontinuous relationship, 2ⁿ possible values
- Conversion between real world and computer
 - Output: Digital to Analog Converter (DAC)
 - Input: Analog to Digital Converter (ADC)






Gate-level view of digital NOT gate

Α	p-type	n-type	~A
0V	active	off	3.3V
3.3V	off	active	0V






Gate-level view of digital AND gate




Α	В	A&B
0	0	0
0	1	0
1	0	0
1	1	1

Gate-level view of digital OR gate




Α	В	A B
0	0	0
0	1	1
1	0	1
1	1	1





Α	В	C _{in}	A+B+C _{in}	Cout	Sout
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	2	1	0
1	0	0	1	0	1
1	0	1	2	1	0
1	1	0	2	1	0
1	1	1	3	1	1

Addition - 8-bit Adder




Introduction to Digital Logic

Summary

- Digital Logic
 - CMOS is built with NMOS and PMOS transistors
 - AND OR NOT XOR building blocks
 - Complex logic like the MSP432 is created
 - With a systems-level approach
 - o By combining simpler building blocks
 - Software will use digital logic
 - To process data
 - o To make decisions

Microcontroller

- Processor
- Memory
- Input/output



Courtesy Texas Instruments



Module 3


Lecture: ARM Cortex M - Architecture



ARM Cortex M Architecture

You will learn in this module

- Cortex M Architecture
 - Buses
 - CISC versus RISC
 - Registers
 - Memory
 - Addressing modes






ARM Cortex-M4 processor

- Harvard versus von Neumann architecture
- Different busses for instructions and data



- System bus Data from RAM and I/C
- Dcode bus Debugging
- PPB bus Private peripherals






Reduced Instruction Set Computer (RISC)

CISC	RISC
Many instructions	Few instructions
Instructions have varying lengths	Instructions have fixed lengths
Instructions execute in varying times	Instructions execute in 1 or 2 bus cycles
Many instructions can access memory	 Few instructions can access memory Load from memory to a register Store from register to memory
In one instruction, the processor can bothRead memory andWrite memory	 No one instruction can both read and write memory in the same instruction
Fewer and more specialized registersSome registers contain dataOthers contain addresses	Many identical general purpose registers
Many different types of addressing modes	Limited number of addressing modes Register, PC - relative Immediate Indexed

RISC machine

- Pipelining provides single cycle operation for many instructions
- Thumb-2 configuration employs both 16 and 32-bit instructions





<u>Con</u>	dition Code Bits	Indicates
Ν	negative	Result is negative
Ζ	zero	Result is zero
V	overflow	Signed overflow
С	carry	Unsigned overflow


Where are data?

- Registers
- RAM
- ROM
- I/O ports


Where are commands?


ROM (pointed to by PC)





For the detailed Memory Map go to http://www.ti.com/lit/ds/symlink/msp432p401r.pdf







╡╹╹


Addressing Modes: Indexed •







Variable Access: Load/store architecture





ARM Cortex M Architecture


Summary

- Architecture
 - Buses
 - Registers
 - Memory
 - Addressing modes

Register Immediate Indexed PC-relative

Terms:

- RISC vs CISC
- Little vs big endian
- Address vs data
- Variables








Module 3

Lecture: ARM Cortex M Assembly Programming

Gate-level view of digital XOR gate




Α	В	A^B
0	0	0
0	1	1
1	0	1
1	1	0

ARM Cortex M Assembly Programming

You will learn in this module

- Assembly Programming
 - Logical and shift operations
 - Addition, subtraction, multiplication and divide
 - Accessing memory
 - Stack
 - Functions, parameters
 - Conditionals
 - Loops



ORR RO	,R1,R2							
R1	0001	0010	0011	0100	0101	0110	0111	1000
<u>R2</u>	1000	0111	0110	0101	0100	0011	0010	0001
ORR	1001	0111	0111	0101	0101	0111	0111	1001

						-		
ORR RO	, R1 , R2							
R1	0001	0010	0011	0100	0101	0110	0111	1000
<u>R2</u>	1000	0111	0110	0101	0100	0011	0010	0001
	1001	0111	0111	0101	0101	0111	0111	1001

AND	{Rd, }	Rn,	<op2></op2>	;Rd=Rn&op2
ORR	{Rd, }	Rn,	<0p2>	;Rd=Rn op2
EOR	{Rd, }	Rn,	<op2></op2>	;Rd=Rn^op2


<op2>

- Register
- Register, shifted
- Constant

A Rn	B Operand2	A&B AND	A B ORR	A^B EOR
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

₩ Logic Operations


Shift Operations




LSR Rd,	Rm, Rs ; logical shift right Rd=Rm>>Rs	(unsigned)
LSR Rd,	Rm, #n ; logical shift right Rd=Rm>>n	(unsigned)
ASR Rd,	Rm, Rs ; arithmetic shift right Rd=Rm>>Rs	(signed)
ASR Rd,	Rm, #n ; arithmetic shift right Rd=Rm>>n	(signed)
LSL Rd,	Rm, Rs ; shift left Rd=Rm< <rs< td=""><td>(signed, unsigned)</td></rs<>	(signed, unsigned)
LSL Rd,	Rm, #n ; shift left Rd=Rm< <n< td=""><td>(signed, unsigned)</td></n<>	(signed, unsigned)

Arithmetic Operations

- Addition/subtraction
 - Two n-bit \rightarrow n+1 bits
- Multiplication
 - Two n-bit \rightarrow 2n bits
- Avoid overflow
 - Restrict input values
 - Promote to higher, perform, check, demote
- Division
 - Avoid divide by 0
 - Watch for dropout
- Signed versus unsigned
 - Either signed or unsigned, not both
 - Be careful about converting types



Addition and Subtraction




Multiplication and Division

{Rd,} {Rd,} {Rd,}	Rn, Rn, Rn,	Rm Rm Rm		; Rd = 1	Rn * Rm Rn/Rm ur Rn/Rm si		<pre>uint32_t N,M; // times 0.6 void Fun(void){ M = 3*N/5; }</pre>
LDR R1 MOV R0 MUL R1 MOV R0 JDIV R0 LDR R2 STR R0 BX LR	n 2 e 4 e 4 mfunc , Nado , [R3] , #3 , R0, , #5 , R1, , MAdo , [R2] smfunc eld N,	; R1 ; R0 ; Ir ; ; 2. 32	R1 = R0 = R1 = R0 = R0 = R2 =	N 3 3*N 5 3*N/5 &M (R2	points		








Usage

- Temporary storage
- Local variables

Function calls

.data .align 2 Μ .space 4 .text .align 2 Seed: .asmfunc LDR R1, MAddr ; R1=&M STR R0, [R1] ; set M BX LR .endasmfunc Rand: .asmfunc LDR R2,MAddr ; R2=&M, address of M LDR R0,[R2] ; R0=M, value of M LDR R1,Slope MUL R0, R0, R1 ; R0 = $1664525 \times M$ LDR R1,Offst ADD R0,R0,R1 ; 1664525*M+1013904223 STR R0, [R2] ; store M LSR R0, #24 ; 0 to 255 BX LR .endasmfunc MAddr .field M, 32 Slope .field 1664525,32 Offst .field 1013904223,32




B loop

nAddr .field n,32

.endasmfunc

Conditionals



	LDR	R3,G2Addr	;	R3=&G2,	address of G2		
	LDR	R2,[R3]	;	R2=G2,	value of G2		
	LDR	R0,G1Addr	;	R0=&G1,	address of G1		
	LDR	R1,[R0]	;	R1=G1,	value of G1		
	CMP	R1,R2	;	compare	G1 G2		
	BHI	isNo					
isYes	BL	Yes	;	G1<=G2			
	в	done					
isNo	BL	No					
done							
G1Addr .field G1,32							
G2Addr .field G2,32							

Instruction	Branch if
B target	; always
BEQ target	; equal (signed or unsigned)
BNE target	; not equal (signed or unsigned)
BLO target	; unsigned less than
BLS target	; unsigned less than or equal to
BHS target	; unsigned greater than or equal to
BHI target	; unsigned greater than
BLT target	; signed less than
BGE target	; signed greater than or equal to
BGT target	; signed greater than
BLE target	; signed less than or equal to


```
if(G2<=G1){
    Yes();
}else{
    No();
}</pre>
```

Think of the three steps

- 1) bring first value into a register,
- 2) compare to second value,
- 3) conditional branch, bxx

(where xx is eq ne lo ls hi hs gt ge lt or le). The branch will occur if (first is xx second).






	LDR	R3,G2Addr	;	R3=&G2,	address of G2	
	LDR	R2,[R3]	;	R2=G2,	value of G2	
	LDR	R0,G1Addr	;	R0=&G1,	address of G1	
	LDR	R1,[R0]	;	R1=G1,	value of G1	
loop	CMP	R1,R2	;	compare	G1 G2	
	BLS	done				
	BL	Body	;	G1>G2		
	в	loop				
done						
C12 dda Sield C1 20 was sized 20 hit washes						

G1Addr .field G1,32 ;unsigned 32-bit number G2Addr .field G2,32 ;unsigned 32-bit number while(G2>G1){
 Body();
}

34 | ARM Cortex M Architecture-Digital Logic






35

ARM Cortex M Assembly Programming

Summary

- Programming
 - Accessing memory
 - Logical and shift operations
 - Addition, subtraction, multiplication and divide
 - Stack
 - Functions, parameters
 - Conditionals
 - Loops

Register Immediate Indexed PC-relative



ti.com/rslk



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated