

Chapter 1 SLAU424F–August 2012–Revised March 2018

Enhanced Universal Serial Communication Interface (eUSCI) – SPI Mode

NOTE: This chapter is an excerpt from the *MSP430x5xx and MSP430x6xx Family User's Guide*. The latest version of the full user's guide is available from http://www.ti.com/lit/pdf/slau208.

The enhanced universal serial communication interfaces, eUSCI_A and eUSCI_B, support multiple serial communication modes with one hardware module. This chapter discusses the operation of the synchronous peripheral interface (SPI) mode.

Topic

Page

1.1	Enhanced Universal Serial Communication Interfaces (eUSCI_A, eUSCI_B) Overview . 2
1.2	eUSCI Introduction – SPI Mode 2
1.3	eUSCI Operation – SPI Mode 4
1.4	eUSCI_A SPI Registers 10
1.5	eUSCI_B SPI Registers



Enhanced Universal Serial Communication Interfaces (eUSCI_A, eUSCI_B) Overview

www.ti.com

1.1 Enhanced Universal Serial Communication Interfaces (eUSCI_A, eUSCI_B) Overview

Both the eUSCI_A and the eUSCI_B support serial communication in SPI mode.

eUSCI Introduction – SPI Mode 1.2

In synchronous mode, the eUSCI connects the device to an external system through three or four pins: UCxSIMO, UCxSOMI, UCxCLK, and UCxSTE. SPI mode is selected when the UCSYNC bit is set, and SPI mode (3-pin or 4-pin) is selected with the UCMODEx bits.

SPI mode features include:

- 7-bit or 8-bit data length
- LSB-first or MSB-first data transmit and receive
- 3-pin and 4-pin SPI operation •
- Master or slave modes ٠
- Independent transmit and receive shift registers ٠
- Separate transmit and receive buffer registers •
- Continuous transmit and receive operation ٠
- Selectable clock polarity and phase control ٠
- Programmable clock frequency in master mode ٠
- Independent interrupt capability for receive and transmit
- Slave operation in LPM4 ٠

2

Figure 1-1 shows the eUSCI when configured for SPI mode.



3




Figure 1-1. eUSCI Block Diagram – SPI Mode



1.3 eUSCI Operation – SPI Mode

In SPI mode, serial data is transmitted and received by multiple devices using a shared clock provided by the master. An additional pin controlled by the master, UCxSTE, is provided to enable a device to receive and transmit data.

Three or four signals are used for SPI data exchange:

- UCxSIMO slave in, master out Master mode: UCxSIMO is the data output line. Slave mode: UCxSIMO is the data input line.
- UCxSOMI slave out, master in Master mode: UCxSOMI is the data input line. Slave mode: UCxSOMI is the data output line.
- UCxCLK eUSCI SPI clock
 Master mode: UCxCLK is an output.
 Slave mode: UCxCLK is an input.
- UCxSTE slave transmit enable.

Used in 4-pin mode to allow multiple masters on a single bus. Not used in 3-pin mode. Table 1-1 describes the UCxSTE operation.

UCMODEx	UCxSTE Active State	UCxSTE	Slave	Master
01	High	0	Inactive	Active
01	підп	1	Active	Inactive
10	L our	0	Active	Inactive
10	Low	1	Inactive	Active

Table 1-1. UCxSTE Operation

1.3.1 eUSCI Initialization and Reset

The eUSCI is reset by a PUC or by the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the eUSCI in a reset condition. When set, the UCSWRST bit resets the UCRXIE, UCTXIE, UCRXIFG, UCOE, and UCFE bits, and sets the UCTXIFG flag. Clearing UCSWRST releases the eUSCI for operation.

Configuring and reconfiguring the eUSCI module should be done when UCSWRST is set to avoid unpredictable behavior.

NOTE: Initializing or reconfiguring the eUSCI module

The recommended eUSCI initialization or reconfiguration process is:

1. Set UCSWRST.

BIS.B #UCSWRST,&UCxCTL1

- 2. Initialize all eUSCI registers with UCSWRST = 1 (including UCxCTL1).
- 3. Configure ports.
- 4. Ensure that any input signals into the SPI module such as UCxSOMI (in master mode) or UCxSIMO and UCxCLK (in slave mode) have settled to their final voltage levels before clearing UCSWRST and avoid any unwanted transitions during operation.
- 5. Clear UCSWRST.

BIC.B #UCSWRST,&UCxCTL1

6. Enable interrupts (optional) with UCRXIE or UCTXIE.

4

www.ti.com

1.3.2 Character Format

The eUSCI module in SPI mode supports 7-bit and 8-bit character lengths selected by the UC7BIT bit. In 7-bit data mode, UCxRXBUF is LSB justified and the MSB is always reset. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first.

NOTE: Default character format

The default SPI character transmission is LSB first. For communication with other SPI interfaces, MSB-first mode may be required.

NOTE: Character format for figures

Figures throughout this chapter use MSB-first format.

1.3.3 Master Mode




Figure 1-2. eUSCI Master and External Slave (UCSTEM = 0)

Figure 1-2 shows the eUSCI as a master in both 3-pin and 4-pin configurations. The eUSCI initiates data transfer when data is moved to the transmit data buffer UCxTXBUF. The UCxTXBUF data is moved to the transmit (TX) shift register when the TX shift register is empty, initiating data transfer on UCxSIMO starting with either the MSB or LSB, depending on the UCMSB setting. Data on UCxSOMI is shifted into the receive shift register on the opposite clock edge. When the character is received, the receive data is moved from the receive (RX) shift register to the received data buffer UCxRXBUF and the receive interrupt flag UCRXIFG is set, indicating the RX/TX operation is complete.

A set transmit interrupt flag, UCTXIFG, indicates that data has moved from UCxTXBUF to the TX shift register and UCxTXBUF is ready for new data. It does not indicate RX/TX completion.

To receive data into the eUSCI in master mode, data must be written to UCxTXBUF, because receive and transmit operations operate concurrently.

There two different options for configuring the eUSCI as a 4-pin master, which are described in the next sections:

- The fourth pin is used as input to prevent conflicts with other masters (UCSTEM = 0).
- The fourth pin is used as output to generate a slave enable signal (UCSTEM = 1).

The bit UCSTEM is used to select the corresponding mode.



1.3.3.1 4-Pin SPI Master Mode (UCSTEM = 0)

In 4-pin master mode with UCSTEM = 0, UCxSTE is a digital input that can be used to prevent conflicts with another master and controls the master as described in Table 1-1. When UCxSTE is in the master-inactive state and UCSTEM = 0:

- UCxSIMO and UCxCLK are set to inputs and no longer drive the bus.
- The error bit UCFE is set, indicating a communication integrity violation to be handled by the user.
- The internal state machines are reset and the shift operation is aborted.

If data is written into UCxTXBUF while the master is held inactive by UCxSTE, it is transmit as soon as UCxSTE transitions to the master-active state. If an active transfer is aborted by UCxSTE transitioning to the master-inactive state, the data must be rewritten into UCxTXBUF to be transferred when UCxSTE transitions back to the master-active state. The UCxSTE input signal is not used in 3-pin master mode.

1.3.3.2 4-Pin SPI Master Mode (UCSTEM = 1)

If UCSTEM = 1 in 4-pin master mode, UCxSTE is a digital output. In this mode the slave enable signal for a single slave is automatically generated on UCxSTE. The corresponding behavior can be seen in Figure 1-4.

If multiple slaves are desired, this feature is not applicable and the software needs to use general purpose I/O pins instead to generate STE signals for each slave individually.

1.3.4 Slave Mode

6




Figure 1-3. eUSCI Slave and External Master

Figure 1-3 shows the eUSCI as a slave in both 3-pin and 4-pin configurations. UCxCLK is used as the input for the SPI clock and must be supplied by the external master. The data-transfer rate is determined by this clock and not by the internal bit clock generator. Data written to UCxTXBUF and moved to the TX shift register before the start of UCxCLK is transmitted on UCxSOMI. Data on UCxSIMO is shifted into the receive shift register on the opposite edge of UCxCLK and moved to UCxRXBUF when the set number of bits are received. When data is moved from the RX shift register to UCxRXBUF, the UCRXIFG interrupt flag is set, indicating that data has been received. The overrun error bit UCOE is set when the previously received data is not read from UCxRXBUF before new data is moved to UCxRXBUF.

1.3.4.1 4-Pin SPI Slave Mode

In 4-pin slave mode, UCxSTE is a digital input used by the slave to enable the transmit and receive operations and is driven by the SPI master. When UCxSTE is in the slave-active state, the slave operates normally. When UCxSTE is in the slave-inactive state:

- Any receive operation in progress on UCxSIMO is halted.
- UCxSOMI is set to the input direction.
- The shift operation is halted until the UCxSTE line transitions into the slave transmit active state.

The UCxSTE input signal is not used in 3-pin slave mode.

1.3.5 SPI Enable

When the eUSCI module is enabled by clearing the UCSWRST bit, it is ready to receive and transmit. In master mode, the bit clock generator is ready, but is not clocked nor producing any clocks. In slave mode, the bit clock generator is disabled and the clock is provided by the master.

A transmit or receive operation is indicated by UCBUSY = 1.

A PUC or set UCSWRST bit disables the eUSCI immediately and any active transfer is terminated.

1.3.5.1 Transmit Enable

In master mode, writing to UCxTXBUF activates the bit clock generator, and the data begins to transmit.

In slave mode, transmission begins when a master provides a clock and, in 4-pin mode, when the UCxSTE is in the slave-active state.

1.3.5.2 Receive Enable

The SPI receives data when a transmission is active. Receive and transmit operations operate concurrently.

1.3.6 Serial Clock Control

UCxCLK is provided by the master on the SPI bus. When UCMST = 1, the bit clock is provided by the eUSCI bit clock generator on the UCxCLK pin. The clock used to generate the bit clock is selected with the UCSSELx bits. When UCMST = 0, the eUSCI clock is provided on the UCxCLK pin by the master, the bit clock generator is not used, but the UCSSELx bits must be set to 0. The SPI receiver and transmitter operate in parallel and use the same clock source for data transfer.

The 16-bit value of UCBRx in the bit rate control registers UCxxBRW is the division factor of the eUSCI clock source, BRCLK. With UCBRx = 0 the maximum bit clock that can be generated in master mode is BRCLK. Modulation is not used in SPI mode, and UCAxMCTL should be cleared when using SPI mode for eUSCI_A.

The UCAxCLK or UCBxCLK frequency is given by:

 $f_{BitClock} = f_{BRCLK} / UCBRx$

If UCBRx = 0, $f_{BitClock} = f_{BRCLK}$

Even UCBRx settings result in even divisions and, thus, generate a bit clock with a 50/50 duty cycle.

Odd UCBRx settings result in odd divisions. In this case, the high phase of the bit clock is one BRCLK cycle longer than the low phase.

When UCBRx = 0, no division is applied to BRCLK, and the bit clock equals BRCLK.

1.3.6.1 Serial Clock Polarity and Phase

The polarity and phase of UCxCLK are independently configured through the UCCKPL and UCCKPH control bits of the eUSCI. Timing for each case is shown in Figure 1-4.

7



www.ti.com




Figure 1-4. eUSCI SPI Timing With UCMSB = 1

1.3.7 Using the SPI Mode With Low-Power Modes

The eUSCI module provides automatic clock activation for use with low-power modes. When the eUSCI clock source is inactive because the device is in a low-power mode, the eUSCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the eUSCI module returns to its idle condition. After the eUSCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits.

In SPI slave mode, no internal clock source is required because the clock is provided by the external master. It is possible to operate the eUSCI in SPI slave mode while the device is in LPM4 and all clock sources are disabled. The receive or transmit interrupt can wake up the CPU from any low-power mode.

1.3.8 eUSCI Interrupts in SPI Mode

The eUSCI has only one interrupt vector that is shared for transmission and for reception. eUSCI Ax and eUSCI Bx do not share the same interrupt vector.

SPI Transmit Interrupt Operation 1.3.8.1

The UCTXIFG interrupt flag is set by the transmitter to indicate that UCxTXBUF is ready to accept another character. An interrupt request is generated if UCTXIE and GIE are also set. UCTXIFG is automatically reset if a character is written to UCxTXBUF. UCTXIFG is set after a PUC or when UCSWRST = 1. UCTXIE is reset after a PUC or when UCSWRST = 1.

NOTE: Writing to UCxTXBUF in SPI mode

Data written to UCxTXBUF when UCTXIFG = 0 may result in erroneous data transmission.

1.3.8.2 SPI Receive Interrupt Operation

The UCRXIFG interrupt flag is set each time a character is received and loaded into UCxRXBUF. An interrupt request is generated if UCRXIE and GIE are also set. UCRXIFG and UCRXIE are reset by a system reset PUC signal or when UCSWRST = 1. UCRXIFG is automatically reset when UCxRXBUF is read.



www.ti.com

1.3.8.3 UCxIV, Interrupt Vector Generator

The eUSCI interrupt flags are prioritized and combined to source a single interrupt vector. The interrupt vector register UCxIV is used to determine which flag requested an interrupt. The highest-priority enabled interrupt generates a number in the UCxIV register that can be evaluated or added to the program counter (PC) to automatically enter the appropriate software routine. Disabled interrupts do not affect the UCxIV value.

Any access, read or write, of the UCxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt.

1.3.8.3.1 UCxIV Software Example

The following software example shows the recommended use of UCxIV. The UCxIV value is added to the PC to automatically jump to the appropriate routine. The following example is given for eUSCI_B0.

USCI_SPI_ISR		
ADD	&UCB0IV, PC	; Add offset to jump table
RETI		; Vector 0: No interrupt
JMP	RXIFG_ISR	; Vector 2: RXIFG
TXIFG_ISR		; Vector 4: TXIFG
		; Task starts here
RETI		; Return
RXIFG_ISR		; Vector 2
		; Task starts here
RETI		; Return



The eUSCI_A registers applicable in SPI mode and their address offsets are listed in Table 1-2. The base addresses can be found in the device-specific data sheet.

Offset	Acronym	Register Name	Туре	Access	Reset	Section
00h	UCAxCTLW0	eUSCI_Ax Control Word 0	Read/write	Word	0001h	Section 1.4.1
00h	UCAxCTL1	eUSCI_Ax Control 1	Read/write	Byte	01h	
01h	UCAxCTL0	eUSCI_Ax Control 0	Read/write	Byte	00h	
06h	UCAxBRW	eUSCI_Ax Bit Rate Control Word	Read/write	Word	0000h	Section 1.4.2
06h	UCAxBR0	eUSCI_Ax Bit Rate Control 0	Read/write	Byte	00h	
07h	UCAxBR1	eUSCI_Ax Bit Rate Control 1	Read/write	Byte	00h	
0Ah	UCAxSTATW	eUSCI_Ax Status	Read/write	Word	00h	Section 1.4.3
0Ch	UCAxRXBUF	eUSCI_Ax Receive Buffer	Read/write	Word	00h	Section 1.4.4
0Eh	UCAxTXBUF	eUSCI_Ax Transmit Buffer	Read/write	Word	00h	Section 1.4.5
1Ah	UCAxIE	eUSCI_Ax Interrupt Enable	Read/write	Word	00h	Section 1.4.6
1Ch	UCAxIFG	eUSCI_Ax Interrupt Flag	Read/write	Word	02h	Section 1.4.7
1Eh	UCAxIV	eUSCI_Ax Interrupt Vector	Read	Word	0000h	Section 1.4.8

Table 1-2. eUSCI_A SPI Registers

www.ti.com

1.4.1 UCAxCTLW0 Register

eUSCI_Ax Control Register 0

			Figure 1-5. UC	CAxCTLW0 R	egister		
15	14	13	12	11	10	9	8
UCCKPH	UCCKPL	UCMSB	UC7BIT	UCMST	UCM	IODEx	UCSYNC
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
UCS	SELx		Rese	erved	UCSTEM	UCSWRST	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

Can be modified only when UCSWRST = 1.

Table 1-3. UCAxCTLW0 Register Description

Bit	Field	Туре	Reset	Description
15	UCCKPH	RW	Oh	Clock phase select 0b = Data is changed on the first UCLK edge and captured on the following edge. 1b = Data is captured on the first UCLK edge and changed on the following edge.
14	UCCKPL	RW	Oh	Clock polarity select 0b = The inactive state is low. 1b = The inactive state is high.
13	UCMSB	RW	Oh	MSB first select. Controls the direction of the receive and transmit shift register. 0b = LSB first 1b = MSB first
12	UC7BIT	RW	0h	Character length. Selects 7-bit or 8-bit character length. 0b = 8-bit data 1b = 7-bit data
11	UCMST	RW	Oh	Master mode select 0b = Slave mode 1b = Master mode
10-9	UCMODEx	RW	Oh	eUSCI mode. The UCMODEx bits select the synchronous mode when UCSYNC = 1. 00b = 3-pin SPI 01b = 4-pin SPI with UCxSTE active high: Slave enabled when UCxSTE = 1 10b = 4-pin SPI with UCxSTE active low: Slave enabled when UCxSTE = 0 11b = Reserved
8	UCSYNC	RW	Oh	Synchronous mode enable 0b = Asynchronous mode 1b = Synchronous mode
7-6	UCSSELx	RW	Oh	 eUSCI clock source select. These bits select the BRCLK source clock. 00b = UCxCLK in slave mode. Do not use in master mode. 01b = ACLK in master mode. Do not use in slave mode. 10b = SMCLK in master mode. Do not use in slave mode. 11b = SMCLK in master mode. Do not use in slave mode.
5-2	Reserved	R	0h	Reserved
1	UCSTEM	RW	Oh	 STE mode select in master mode. This byte is ignored in slave or 3-wire mode. 0b = STE pin is used to prevent conflicts with other masters 1b = STE pin is used to generate the enable signal for a 4-wire slave
0	UCSWRST	RW	1h	Software reset enable 0b = Disabled. eUSCI reset released for operation. 1b = Enabled. eUSCI logic held in reset state.



www.ti.com

1.4.2 UCAxBRW Register

eUSCI_Ax Bit Rate Control Register 1

15	14	40							
		13	12	11	10	9	8		
UCBRx									
rw	rw	rw	rw	rw	rw	rw	rw		
7	6	5	4	3	2	1	0		
UCBRx									
rw	rw	rw	rw	rw	rw	rw	rw		

Can be modified only when UCSWRST = 1.

Table 1-4. UCAxBRW Register Description

Bit	Field	Туре	Reset	Description
15-0	UCBRx	RW		Bit clock prescaler setting. $f_{BitClock} = f_{BRCLK} / UCBRx$ If UCBRx = 0, $f_{BitClock} = f_{BRCLK}$

www.ti.com

1.4.3 UCAxSTATW Register

eUSCI_Ax Status Register

		I	Figure 1-7. U	CAXSTATW R	egister		
15	14	13	12	11	10	9	8
			Res	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
UCLISTEN	UCFE	UCOE		Rese	erved		UCBUSY
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	r-0

Can be modified only when UCSWRST = 1.

Table 1-5. UCAxSTATW Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7	UCLISTEN	RW	0h	Listen enable. The UCLISTEN bit selects loopback mode. 0b = Disabled 1b = Enabled. The transmitter output is internally fed back to the receiver.
6	UCFE	RW	Oh	Framing error flag. This bit indicates a bus conflict in 4-wire master mode. UCFE is not used in 3-wire master or any slave mode. 0b = No error 1b = Bus conflict occurred
5	UCOE	RW	Oh	Overrun error flag. This bit is set when a character is transferred into UCxRXBUF before the previous character was read. UCOE is cleared automatically when UCxRXBUF is read, and must not be cleared by software. Otherwise, it does not function correctly. 0b = No error 1b = Overrun error occurred
4-1	Reserved	RW	0h	Reserved
0	UCBUSY	R	Oh	eUSCI busy. This bit indicates if a transmit or receive operation is in progress. 0b = eUSCI inactive 1b = eUSCI transmitting or receiving



www.ti.com

1.4.4 UCAxRXBUF Register

eUSCI_Ax Receive Buffer Register

			Figure 1-8. U		egister		
15	14	13	12	11	10	9	8
			Rese	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
			UCR>	(BUFx			
rw	rw	rw	rw	rw	rw	rw	rw

Table 1-6. UCAxRXBUF Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7-0	UCRXBUFx	R		The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCxRXBUF resets the receive- error bits and UCRXIFG. In 7-bit data mode, UCxRXBUF is LSB justified and the MSB is always reset.

1.4.5 UCAxTXBUF Register

eUSCI_Ax Transmit Buffer Register

	Figure 1-9. UCAxTXBUF Register									
15	14	13	12	11	10	9	8			
	Reserved									
rO	rO	rO	rO	rO	rO	rO	rO			
7	6	5	4	3	2	1	0			
	UCTXBUFx									
rw	rw	rw	rw	rw	rw	rw	rw			

Table 1-7. UCAxTXBUF Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7-0	UCTXBUFx	RW	0h	The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted. Writing to the transmit data buffer clears UCTXIFG. The MSB of UCxTXBUF is not used for 7-bit data and is reset.



www.ti.com

1.4.6 UCAxIE Register

eUSCI_Ax Interrupt Enable Register

	Figure 1-10. UCAxIE Register									
15	14	13	12	11	10	9	8			
	Reserved									
rO	rO	rO	rO	rO	rO	rO	rO			
7	6	5	4	3	2	1	0			
	Reserved									
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0			

Table 1-8. UCAxIE Register Description

Bit	Field	Туре	Reset	Description
15-2	Reserved	R	0h	Reserved
1	UCTXIE	RW	Oh	Transmit interrupt enable Ob = Interrupt disabled 1b = Interrupt enabled
0	UCRXIE	RW	Oh	Receive interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled

1.4.7 UCAxIFG Register

eUSCI_Ax Interrupt Flag Register

	Figure 1-11. UCAxIFG Register									
15	14	13	12	11	10	9	8			
	Reserved									
rO	rO	rO	rO	rO	rO	rO	rO			
7	6	5	4	3	2	1	0			
	Reserved									
r-0	r-0	r-0	r-0	r-0	r-0	rw-1	rw-0			

Table 1-9. UCAxIFG Register Description

Bit	Field	Туре	Reset	Description
15-2	Reserved	R	0h	Reserved
1	UCTXIFG	RW	1h	Transmit interrupt flag. UCTXIFG is set when UCxxTXBUF empty. 0b = No interrupt pending 1b = Interrupt pending
0	UCRXIFG	RW	Oh	Receive interrupt flag. UCRXIFG is set when UCxxRXBUF has received a complete character. 0b = No interrupt pending 1b = Interrupt pending



1.4.8 UCAxIV Register

eUSCI_Ax Interrupt Vector Register

	Figure 1-12. UCAxIV Register										
15	14	13	12	11	10	9	8				
	UCIVx										
rO	rO	rO	rO	rO	rO	rO	rO				
7	6	5	4	3	2	1	0				
	UCIVx										
rO	rO	rO	r-0	r-0	r-0	r-0	rO				

Table 1-10. UCAxIV Register Description

Bit	Field	Туре	Reset	Description
15-0	UCIVx	R	0h	eUSCI interrupt vector value
				000h = No interrupt pending
				002h = Interrupt Source: Data received; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest
				004h = Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG; Interrupt Priority: Lowest



1.5 eUSCI_B SPI Registers

The eUSCI_B registers applicable in SPI mode and their address offsets are listed in Table 1-11. The base addresses can be found in the device-specific data sheet.

Offset	Acronym	Register Name	Туре	Access	Reset	Section
00h	UCBxCTLW0	eUSCI_Bx Control Word 0	Read/write	Word	01C1h	Section 1.5.1
00h	UCBxCTL1	eUSCI_Bx Control 1	Read/write	Byte	C1h	
01h	UCBxCTL0	eUSCI_Bx Control 0	Read/write	Byte	01h	
06h	UCBxBRW	eUSCI_Bx Bit Rate Control Word	Read/write	Word	0000h	Section 1.5.2
06h	UCBxBR0	eUSCI_Bx Bit Rate Control 0	Read/write	Byte	00h	
07h	UCBxBR1	eUSCI_Bx Bit Rate Control 1	Read/write	Byte	00h	
08h	UCBxSTATW	eUSCI_Bx Status	Read/write	Word	00h	Section 1.5.3
0Ch	UCBxRXBUF	eUSCI_Bx Receive Buffer	Read/write	Word	00h	Section 1.5.4
0Eh	UCBxTXBUF	eUSCI_Bx Transmit Buffer	Read/write	Word	00h	Section 1.5.5
2Ah	UCBxIE	eUSCI_Bx Interrupt Enable	Read/write	Word	00h	Section 1.5.6
2Ch	UCBxIFG	eUSCI_Bx Interrupt Flag	Read/write	Word	02h	Section 1.5.7
2Eh	UCBxIV	eUSCI_Bx Interrupt Vector	Read	Word	0000h	Section 1.5.8

Table 1-11. eUSCI_B SPI Registers



www.ti.com

1.5.1 UCBxCTLW0 Register

eUSCI_Bx Control Register 0

	Figure 1-13. UCBxCTLW0 Register									
15	14	13	12	11	10	9	8			
UCCKPH	UCCKPL	UCMSB	UCMSB UC7BIT UCMST UCMO				UCSYNC			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1			
7	6	5	4	3	2	1	0			
UCS	SSELx Reserved					UCSTEM	UCSWRST			
rw-1	rw-1	rO	rw-0	rw-0	rw-0	rw-0	rw-1			

Can be modified only when UCSWRST = 1.

Table 1-12. UCBxCTLW0 Register Description

Bit	Field	Туре	Reset	Description
15	UCCKPH	RW	Oh	Clock phase select 0b = Data is changed on the first UCLK edge and captured on the following edge. 1b = Data is captured on the first UCLK edge and changed on the following edge.
14	UCCKPL	RW	Oh	Clock polarity select 0b = The inactive state is low. 1b = The inactive state is high.
13	UCMSB	RW	Oh	MSB first select. Controls the direction of the receive and transmit shift register. 0b = LSB first 1b = MSB first
12	UC7BIT	RW	Oh	Character length. Selects 7-bit or 8-bit character length. 0b = 8-bit data 1b = 7-bit data
11	UCMST	RW	Oh	Master mode select 0b = Slave mode 1b = Master mode
10-9	UCMODEx	RW	Oh	eUSCI mode. The UCMODEx bits select the synchronous mode when UCSYNC = 1. 00b = 3-pin SPI 01b = 4-pin SPI with UCxSTE active high: Slave enabled when UCxSTE = 1 10b = 4-pin SPI with UCxSTE active low: Slave enabled when UCxSTE = 0 11b = I2C mode
8	UCSYNC	RW	1h	Synchronous mode enable 0b = Asynchronous mode 1b = Synchronous mode
7-6	UCSSELx	RW	3h	 eUSCI clock source select. These bits select the BRCLK source clock. 00b = UCxCLK in slave mode. Don't use in master mode. 01b = ACLK in master mode. Don't use in slave mode. 10b = SMCLK in master mode. Don't use in slave mode. 11b = SMCLK in master mode. Don't use in slave mode.
5-2	Reserved	R	0h	Reserved
1	UCSTEM	RW	Oh	 STE mode select in master mode. This byte is ignored in slave or 3-wire mode. 0b = STE pin is used to prevent conflicts with other masters 1b = STE pin is used to generate the enable signal for a 4-wire slave
0	UCSWRST	RW	1h	Software reset enable 0b = Disabled. eUSCI reset released for operation. 1b = Enabled. eUSCI logic held in reset state.

1.5.2 UCBxBRW Register

www.ti.com

eUSCI_B SPI Registers

eUSCI_Bx Bit Rate Control Register 1

Figure 1-14. UCBxBRW Register										
15	14	13	12	11	10	9	8			
UCBRx										
rw	rw	rw	rw	rw	rw	rw	rw			
7	6	5	4	3	2	1	0			
			UCI	BRx						
rw	rw	rw	rw	rw	rw	rw	rw			

Can be modified only when UCSWRST = 1.

Table 1-13. UCBxBRW Register Description

Bit	Field	Туре	Reset	Description
15-0	UCBRx	RW		Bit clock prescaler setting. $f_{BitClock} = f_{BRCLK} / UCBRx$ If UCBRx = 0, $f_{BitClock} = f_{BRCLK}$

1.5.3 UCBxSTATW Register

eUSCI_Bx Status Register

Figure 1-15. UCBxSTATW Register

15	14	13	12	11	10	9	8
			Rese	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
UCLISTEN	UCFE	UCOE		Rese	erved		UCBUSY
rw-0	rw-0	rw-0	rO	rO	rO	rO	r-0

Can be modified only when UCSWRST = 1.

Table 1-14. UCBxSTATW Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7	UCLISTEN	RW	0h	Listen enable. The UCLISTEN bit selects loopback mode. 0b = Disabled 1b = Enabled. The transmitter output is internally fed back to the receiver.
6	UCFE	RW	0h	Framing error flag. This bit indicates a bus conflict in 4-wire master mode. UCFE is not used in 3-wire master or any slave mode. 0b = No error 1b = Bus conflict occurred
5	UCOE	RW	0h	Overrun error flag. This bit is set when a character is transferred into UCxRXBUF before the previous character was read. UCOE is cleared automatically when UCxRXBUF is read, and must not be cleared by software. Otherwise, it does not function correctly. 0b = No error 1b = Overrun error occurred
4-1	Reserved	R	0h	Reserved
0	UCBUSY	R	Oh	eUSCI busy. This bit indicates if a transmit or receive operation is in progress. 0b = eUSCI inactive 1b = eUSCI transmitting or receiving



www.ti.com

1.5.4 UCBxRXBUF Register

eUSCI_Bx Receive Buffer Register

		F	igure 1-16. U	CBxRXBUF R	egister				
15	14	13	12	11	10	9	8		
Reserved									
rO	rO	rO	rO	rO	rO	rO	rO		
7	6	5	4	3	2	1	0		
	UCRXBUFx								
rw	rw	rw	rw	rw	rw	rw	rw		

Table 1-15. UCBxRXBUF Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7-0	UCRXBUFx	R	0h	The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCxRXBUF resets the receive- error bits and UCRXIFG. In 7-bit data mode, UCxRXBUF is LSB justified and the MSB is always reset.

1.5.5 UCBxTXBUF Register

eUSCI_Bx Transmit Buffer Register

Figure 1-17. UCBxTXBUF Register

15	14	13	12	11	10	9	8		
			Rese	erved					
rO	rO	rO	rO	rO	rO	rO	rO		
7	6	5	4	3	2	1	0		
	UCTXBUFx								
rw	rw	rw	rw	rw	rw	rw	rw		

Table 1-16. UCBxTXBUF Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved
7-0	UCTXBUFx	RW		The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted. Writing to the transmit data buffer clears UCTXIFG. The MSB of UCxTXBUF is not used for 7-bit data and is reset.

1.5.6 UCBxIE Register

eUSCI_Bx Interrupt Enable Register

			Figure 1-18	. UCBxIE Reg	ister		
15	14	13	12	11	10	9	8
			Rese	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
	Reserved						
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0

Table 1-17. UCBxIE Register Description

Bit	Field	Туре	Reset	Description
15-2	Reserved	R	0h	Reserved
1	UCTXIE	RW	0h	Transmit interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled
0	UCRXIE	RW	0h	Receive interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled

1.5.7 UCBxIFG Register

eUSCI_Bx Interrupt Flag Register

			-				
15	14	13	12	11	10	9	8
			Rese	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
			UCTXIFG	UCRXIFG			
r-0	r- 0	r-0	r-0	r-0	r-0	rw-1	rw-0

Table 1-18. UCBxIFG Register Description

Bit	Field	Туре	Reset	Description
15-2	Reserved	R	0h	Reserved
1	UCTXIFG	RW	1h	Transmit interrupt flag. UCTXIFG is set when UCxxTXBUF empty. 0b = No interrupt pending 1b = Interrupt pending
0	UCRXIFG	RW	Oh	Receive interrupt flag. UCRXIFG is set when UCxxRXBUF has received a complete character. 0b = No interrupt pending 1b = Interrupt pending



1.5.8 UCBxIV Register

eUSCI_Bx Interrupt Vector Register

Figure 1-20. UCBxIV Register										
15	14	13	12	11	10	9	8			
UCIVx										
rO	rO	rO	rO	rO	rO	rO	rO			
7	6	5	4	3	2	1	0			
UCIVx										
rO	rO	rO	r-0	r-0	r-0	r-0	rO			

Table 1-19. UCBxIV Register Description

Bit	Field	Туре	Reset	Description
15-0	UCIVx	R	0h	eUSCI interrupt vector value 0000h = No interrupt pending
				00001 = No Interrupt pending 0002h = Interrupt Source: Data received; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest
				0004h = Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG; Interrupt Priority: Lowest

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated